{"id":"https://openalex.org/W2159220860","doi":"https://doi.org/10.1145/337292.337388","title":"Formal verification of iterative algorithms in microprocessors","display_name":"Formal verification of iterative algorithms in microprocessors","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2159220860","doi":"https://doi.org/10.1145/337292.337388","mag":"2159220860"},"language":"en","primary_location":{"id":"doi:10.1145/337292.337388","doi":"https://doi.org/10.1145/337292.337388","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337388","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337388","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation - DAC '00","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337388","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030448834","display_name":"Mark D. Aagaard","orcid":"https://orcid.org/0000-0002-7331-3177","observed_orcids":["https://orcid.org/0000-0002-7331-3177"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark D. Aagaard","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090450416","display_name":"Robert B. Jones","orcid":"https://orcid.org/0000-0003-2021-8907","observed_orcids":["https://orcid.org/0000-0003-2021-8907"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert B. Jones","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044916617","display_name":"Roope Kaivola","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roope Kaivola","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001331044","display_name":"Katherine R. Kohatsu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Katherine R. Kohatsu","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051882974","display_name":"Carl-Johan H. Seger","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl-Johan H. Seger","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.4106,"has_fulltext":true,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9048928,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"206"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.8105000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.8105000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.16689999401569366,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.01140000019222498,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-verification","display_name":"formal verification","score":0.9819999933242798},{"id":"https://openalex.org/keywords/iterative-methods","display_name":"iterative methods","score":0.9390000104904175},{"id":"https://openalex.org/keywords/microprocessors","display_name":"microprocessors","score":0.8479999899864197},{"id":"https://openalex.org/keywords/program-counter","display_name":"program counter","score":0.4909999966621399},{"id":"https://openalex.org/keywords/circuit-redundancy","display_name":"circuit redundancy","score":0.7620000243186951}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8110446929931641},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6352279186248779},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5315256714820862},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.519504189491272},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.48750039935112},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.4657173156738281},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4566243886947632},{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.4377073049545288},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4316723942756653},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41071611642837524},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3500654697418213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25403153896331787},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25327277183532715},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08430051803588867},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/337292.337388","doi":"https://doi.org/10.1145/337292.337388","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337388","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337388","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation - DAC '00","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.1086","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.1086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac2000/papers/2000/dac00/htmfiles/sun_sgi/../../pdffiles/12_2.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.3564","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.3564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/dac00/pdffiles/12_2.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.577.4","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.577.4","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://verify.stanford.edu/rjones/papers/ps-pdf/AagaardEtal00DAC.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/337292.337388","doi":"https://doi.org/10.1145/337292.337388","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337388","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337388","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation - DAC '00","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2159220860.pdf","grobid_xml":"https://content.openalex.org/works/W2159220860.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W210107774","https://openalex.org/W1538592187","https://openalex.org/W1540389367","https://openalex.org/W1555915743","https://openalex.org/W1574193488","https://openalex.org/W1576344789","https://openalex.org/W1605593319","https://openalex.org/W1608010962","https://openalex.org/W1647688562","https://openalex.org/W1765613399","https://openalex.org/W1774916044","https://openalex.org/W1972934510","https://openalex.org/W1986558678","https://openalex.org/W2080593426","https://openalex.org/W2094831575","https://openalex.org/W2099571283","https://openalex.org/W2108776769","https://openalex.org/W2114092850","https://openalex.org/W2134113233","https://openalex.org/W2142785890","https://openalex.org/W2147543351","https://openalex.org/W2157279226","https://openalex.org/W2160806845","https://openalex.org/W4229971477","https://openalex.org/W6670812614"],"related_works":["https://openalex.org/W2068662815","https://openalex.org/W2132055325","https://openalex.org/W1547013612","https://openalex.org/W1480254393","https://openalex.org/W1524367499","https://openalex.org/W1490835877","https://openalex.org/W2538165201","https://openalex.org/W1525307495","https://openalex.org/W2145716688","https://openalex.org/W2012336463"],"abstract_inverted_index":{"Contemporary":[0],"microprocessors":[1],"implement":[2],"many":[3],"iterative":[4,55,84],"algorithms.":[5],"For":[6],"example,":[7],"the":[8,24,65,70,73,80,102,118],"front-end":[9],"of":[10,43,82,120],"a":[11,96],"microprocessor":[12,88],"repeatedly":[13],"fetches":[14],"and":[15,31,50,68],"decodes":[16],"instructions":[17],"while":[18],"updating":[19],"internal":[20],"state":[21],"such":[22],"as":[23],"program":[25],"counter;":[26],"floating-point":[27],"circuits":[28,56,85],"perform":[29],"divide":[30],"square":[32],"root":[33],"computations":[34],"iteratively.":[35],"Iterative":[36],"algorithms":[37],"often":[38],"have":[39],"complex":[40],"implementations":[41],"because":[42],"performance":[44],"optimizations":[45],"like":[46],"result":[47],"speculation,":[48],"re-timing":[49],"circuit":[51],"redundancies.":[52],"Verifying":[53],"these":[54,115],"against":[57,72],"high-level":[58],"specifications":[59],"requires":[60],"two":[61],"steps:":[62],"reasoning":[63],"about":[64],"algorithm":[66],"itself":[67],"verifying":[69],"implementation":[71],"algorithm.":[74],"In":[75],"this":[76],"paper":[77],"we":[78,100,110,113],"discuss":[79,101,111],"verification":[81,98],"four":[83],"from":[86],"Intel":[87],"designs.":[89],"These":[90],"verifications":[91],"were":[92],"performed":[93],"using":[94],"Forte,":[95],"custom-built":[97],"system;":[99],"Forte":[103],"features":[104],"necessary":[105],"for":[106],"our":[107],"approach.":[108],"Finally,":[109],"how":[112],"maintained":[114],"proofs":[116],"in":[117],"face":[119],"evolving":[121],"design":[122],"implementations.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}