{"id":"https://openalex.org/W2159174043","doi":"https://doi.org/10.1109/40.141602","title":"An associative processing module for a heterogeneous vision architecture","display_name":"An associative processing module for a heterogeneous vision architecture","publication_year":1992,"publication_date":"1992-06-01","ids":{"openalex":"https://openalex.org/W2159174043","doi":"https://doi.org/10.1109/40.141602","mag":"2159174043"},"language":"en","primary_location":{"id":"doi:10.1109/40.141602","doi":"https://doi.org/10.1109/40.141602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.141602","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111687956","display_name":"R. H. Storer","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Storer","raw_affiliation_strings":["University of Bristol, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068986625","display_name":"M.R. Pout","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M.R. Pout","raw_affiliation_strings":["University of Bristol, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":null,"display_name":"A.R. Thomson","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.R. Thomson","raw_affiliation_strings":["University of Bristol, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110077294","display_name":"E.L. Dagless","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"E.L. Dagless","raw_affiliation_strings":["University of Bristol, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108269302","display_name":"A.W.G. Duller","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I97429440","display_name":"University of Wales","ror":"https://ror.org/01se4f844","country_code":"GB","type":"education","lineage":["https://openalex.org/I97429440"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.W.G. Duller","raw_affiliation_strings":["University of Wales, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wales, UK","institution_ids":["https://openalex.org/I97429440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032763719","display_name":"A.P. Marriott","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A.P. Marriott","raw_affiliation_strings":["Universidade de Aveiro, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103575335","display_name":"P. J. Hicks","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.J. Hicks","raw_affiliation_strings":["UMIST (University of Manchester Institute of Science and Technology), UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UMIST (University of Manchester Institute of Science and Technology), UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2995,"currency":"USD","value_usd":2995},"apc_paid":null,"fwci":1.8585,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84564205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"3","first_page":"42","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8910999894142151,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8910999894142151,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.027799999341368675,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.020600000396370888,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/associative-processes","display_name":"associative processing","score":0.7400000095367432},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"content-addressable memory","score":0.8289999961853027},{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.7689999938011169},{"id":"https://openalex.org/keywords/parallel-feature-extraction","display_name":"parallel feature extraction","score":0.6320000290870667},{"id":"https://openalex.org/keywords/real-time-computer-vision","display_name":"real-time computer vision","score":0.9139999747276306},{"id":"https://openalex.org/keywords/license-plate-recognition","display_name":"license plate recognition","score":0.8650000095367432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8623018264770508},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7784079313278198},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7623744606971741},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.7313904762268066},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6237128973007202},{"id":"https://openalex.org/C2778319340","wikidata":"https://www.wikidata.org/wiki/Q776861","display_name":"Transputer","level":2,"score":0.5636507868766785},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.5511370897293091},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5385023951530457},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5176528096199036},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4958992898464203},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4955359697341919},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.47506922483444214},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47349509596824646},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.45059359073638916},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4317152202129364},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.4260501265525818},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3808066248893738},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3261909484863281},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.26551374793052673},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.21819281578063965},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.12307271361351013},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08577945828437805},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/40.141602","doi":"https://doi.org/10.1109/40.141602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.141602","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/c0b43ad7-bae6-4e25-8c76-ba753d811642","doi":null,"is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/c0b43ad7-bae6-4e25-8c76-ba753d811642","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Storer, R, Pout, MR, Thomson, AR, Dagless, EL, Duller, AWG, Marriot, AP & Hicks, PJ 1992, 'An Associative Processing Module for an Heterogeneous Vision Architecture', IEEE Micro, vol. 12, 3, pp. 42 - 55.","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W230943270","https://openalex.org/W1491663334","https://openalex.org/W1589024335","https://openalex.org/W1977124949","https://openalex.org/W2167928628"],"related_works":["https://openalex.org/W1874743115","https://openalex.org/W2537705861","https://openalex.org/W2041137457","https://openalex.org/W2143115188","https://openalex.org/W2068067528","https://openalex.org/W2152587966","https://openalex.org/W2157955281","https://openalex.org/W640965439","https://openalex.org/W2082391242","https://openalex.org/W2121645109"],"abstract_inverted_index":{"The":[0,55],"heterogeneous":[1],"vision":[2,12],"architecture":[3],"that":[4],"satisfies":[5],"the":[6,59,65,71,80],"computing":[7],"demands":[8],"of":[9,24,48,67,73],"real-time":[10],"computer":[11],"by":[13],"providing":[14],"parallelism":[15],"in":[16,53,79],"three":[17],"different":[18],"forms":[19],"is":[20,94],"described.":[21,84],"A":[22],"pipeline":[23],"digital":[25],"signal":[26],"processing":[27,60],"(DSP)":[28],"chips":[29],"initially":[30],"processes":[31,39,50],"signals.":[32],"Then":[33],"a":[34,45,88],"SIMD":[35],"associative":[36],"processor":[37],"array":[38,82],"images":[40],"and":[41,44,70],"extract":[42],"features,":[43],"MIMD":[46],"network":[47],"transputers":[49],"extracted":[51],"objects":[52],"parallel.":[54],"array's":[56],"VLSI":[57],"implementation,":[58],"modes":[61],"available":[62],"due":[63],"to":[64],"use":[66],"content-addressable":[68],"memory,":[69],"means":[72],"achieving":[74],"efficient":[75],"2-D":[76],"interprocessor":[77],"communication":[78],"linear":[81],"are":[83],"An":[85],"application":[86],"as":[87],"vehicle":[89],"number":[90],"plate":[91],"recognition":[92],"system":[93],"presented.>":[95]},"counts_by_year":[],"updated_date":"2026-09-27T08:07:27.782135","created_date":"2016-06-24T00:00:00"}