{"id":"https://openalex.org/W2156492002","doi":"https://doi.org/10.1109/iccd.1998.727058","title":"AMULET3: a high-performance self-timed ARM microprocessor","display_name":"AMULET3: a high-performance self-timed ARM microprocessor","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W2156492002","doi":"https://doi.org/10.1109/iccd.1998.727058","mag":"2156492002"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1998.727058","doi":"https://doi.org/10.1109/iccd.1998.727058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1998.727058","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve B. Furber","orcid":"https://orcid.org/0000-0002-6524-3367","observed_orcids":["https://orcid.org/0000-0002-6524-3367"]},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.B. Furber","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053098822","display_name":"Jim D. Garside","orcid":"https://orcid.org/0000-0001-8812-4742","observed_orcids":["https://orcid.org/0000-0001-8812-4742"]},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.D. Garside","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023297747","display_name":"D.A. Gilbert","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.A. Gilbert","raw_affiliation_strings":["Bruntwood Hall Schools Hill Cheadle, Cogency Technology, Inc., Cheadle, Cheshire, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bruntwood Hall Schools Hill Cheadle, Cogency Technology, Inc., Cheadle, Cheshire, UK","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5054,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.95851115,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"247","last_page":"252"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8999000191688538,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8999000191688538,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.07329999655485153,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.00989999994635582,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.8069999814033508},{"id":"https://openalex.org/keywords/arm-processor","display_name":"ARM processor","score":0.5519999861717224},{"id":"https://openalex.org/keywords/reorder-buffer","display_name":"reorder buffer","score":0.9240000247955322},{"id":"https://openalex.org/keywords/exception-handling","display_name":"exception handling","score":0.9750000238418579},{"id":"https://openalex.org/keywords/microprocessor-performance","display_name":"microprocessor performance","score":0.5009999871253967}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8649885654449463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785954475402832},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.588087260723114},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5875661969184875},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5819579362869263},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5711121559143066},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5637077689170837},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5357680916786194},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.4383639395236969},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4222603440284729},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4207376539707184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21173101663589478},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17590495944023132},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1310986876487732},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10752999782562256},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iccd.1998.727058","doi":"https://doi.org/10.1109/iccd.1998.727058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1998.727058","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.685.3192","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.685.3192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/ICCD98.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.686.5683","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.686.5683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://apt.cs.manchester.ac.uk/ftp/pub/apt/papers/sbf_ICCD98.pdf","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/e1f6fa83-c05a-490a-b689-d9a7eeee9b0b","doi":null,"is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/e1f6fa83-c05a-490a-b689-d9a7eeee9b0b","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Furber, S B, Garside, J D & Gilbert, D A 1998, AMULET3 : a high-performance self-timed ARM microprocessor. in Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE, pp. 247-252, Proceedings of the 1998 IEEE International Conference on Computer Design, Austin, TX, USA, 5/10/98.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314707","display_name":"Government of the United Kingdom","ror":"https://ror.org/05wnh3t63"},{"id":"https://openalex.org/F4320316514","display_name":"Arm","ror":"https://ror.org/04mmhzs81"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W4097205","https://openalex.org/W169353854","https://openalex.org/W1496708548","https://openalex.org/W1546435617","https://openalex.org/W1582500475","https://openalex.org/W1585465727","https://openalex.org/W2050903906","https://openalex.org/W2099917277","https://openalex.org/W2104105510","https://openalex.org/W2107802282","https://openalex.org/W2116229871","https://openalex.org/W2123021615","https://openalex.org/W2141727318","https://openalex.org/W2300541410","https://openalex.org/W2504788735","https://openalex.org/W4231905827","https://openalex.org/W6632697719"],"related_works":["https://openalex.org/W2294567748","https://openalex.org/W2108432348","https://openalex.org/W2132339613","https://openalex.org/W2537389385","https://openalex.org/W2504788735","https://openalex.org/W2099917277","https://openalex.org/W2106783962","https://openalex.org/W1871093416","https://openalex.org/W2162346295","https://openalex.org/W2091024885"],"abstract_inverted_index":{"AMULET3":[0,79],"is":[1,23,30],"a":[2,33,58],"fully":[3],"asynchronous":[4,27,97],"implementation":[5],"of":[6,16,57,77],"ARM":[7],"architecture":[8],"v4T":[9],"and":[10,20,29,91],"was":[11],"designed":[12],"at":[13,32],"the":[14,24,50,55,78,82],"University":[15],"Manchester":[17],"between":[18],"1996":[19],"1998.":[21],"It":[22],"third":[25],"generation":[26],"ARM,":[28],"aimed":[31],"significantly":[34],"higher":[35,43],"performance":[36,44,90],"level":[37],"than":[38],"its":[39],"predecessors.":[40],"Achieving":[41],"this":[42,71],"has":[45],"required":[46],"significant":[47],"enhancements":[48],"to":[49,61],"internal":[51],"micro-architecture,":[52],"such":[53],"as":[54],"introduction":[56],"reorder":[59],"buffer":[60],"support":[62],"efficient":[63],"forwarding":[64],"while":[65],"retaining":[66],"exact":[67],"exception":[68],"handling.":[69],"In":[70],"paper":[72],"we":[73],"present":[74],"an":[75,96],"overview":[76],"core,":[80],"highlighting":[81],"issues":[83],"which":[84],"arise":[85],"when":[86],"striving":[87],"for":[88],"high":[89],"instruction":[92],"set":[93],"compatibility":[94],"in":[95],"design":[98],"framework.":[99]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}