{"id":"https://openalex.org/W2155305041","doi":"https://doi.org/10.1109/arvlsi.1995.515609","title":"Abacus: a 1024 processor 8 ns SIMD array","display_name":"Abacus: a 1024 processor 8 ns SIMD array","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2155305041","doi":"https://doi.org/10.1109/arvlsi.1995.515609","mag":"2155305041"},"language":"en","primary_location":{"id":"doi:10.1109/arvlsi.1995.515609","doi":"https://doi.org/10.1109/arvlsi.1995.515609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arvlsi.1995.515609","pdf_url":null,"source":{"id":"https://openalex.org/S4306418015","display_name":"Conference on Advanced Research in VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Sixteenth Conference on Advanced Research in VLSI","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084913764","display_name":"Michael Bolotski","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Bolotski","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011527924","display_name":"Tom Simon","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Simon","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031924063","display_name":"Carlin James Vieri","orcid":"https://orcid.org/0000-0003-1403-9603","observed_orcids":["https://orcid.org/0000-0003-1403-9603"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Vieri","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028759035","display_name":"Rajeevan Amirtharajah","orcid":"https://orcid.org/0000-0003-4727-9363","observed_orcids":["https://orcid.org/0000-0003-4727-9363"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Amirtharajah","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039901815","display_name":"Thomas F. Knight","orcid":"https://orcid.org/0000-0002-6403-3480","observed_orcids":["https://orcid.org/0000-0002-6403-3480"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.F. Knight","raw_affiliation_strings":["MIT Artificial Intelligence Laboratory, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT Artificial Intelligence Laboratory, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":1.6053,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.83871566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"28","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8295999765396118,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8295999765396118,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.06040000170469284,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.04839999973773956,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-processor-architecture","display_name":"parallel processor architecture","score":0.49799999594688416},{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.8050000071525574},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"microarchitecture","score":0.6159999966621399},{"id":"https://openalex.org/keywords/communication-primitives","display_name":"communication primitives","score":0.8939999938011169}],"concepts":[{"id":"https://openalex.org/C205724471","wikidata":"https://www.wikidata.org/wiki/Q208454","display_name":"Abacus (architecture)","level":2,"score":0.8735315799713135},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8698477745056152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.788008451461792},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6433669328689575},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6287233233451843},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5767061114311218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5415549278259277},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5078724026679993},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4824824631214142},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4366138279438019},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2897729277610779},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09307262301445007},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/arvlsi.1995.515609","doi":"https://doi.org/10.1109/arvlsi.1995.515609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/arvlsi.1995.515609","pdf_url":null,"source":{"id":"https://openalex.org/S4306418015","display_name":"Conference on Advanced Research in VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Sixteenth Conference on Advanced Research in VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W147240495","https://openalex.org/W1634735870","https://openalex.org/W1987920560","https://openalex.org/W2020208389","https://openalex.org/W2147503652"],"related_works":["https://openalex.org/W1514527374","https://openalex.org/W7099037071","https://openalex.org/W3163831820","https://openalex.org/W6964209825","https://openalex.org/W2903819252","https://openalex.org/W1536789313","https://openalex.org/W2118586019","https://openalex.org/W2535711725","https://openalex.org/W76451248","https://openalex.org/W7055894594"],"abstract_inverted_index":{"Describes":[0],"the":[1,10,13,16,29,46,63,74],"Abacus":[2,47],"machine":[3,55],"at":[4],"a":[5,20,37,54],"number":[6],"of":[7,12,22,28,36,45,62],"levels.":[8],"Presents":[9],"microarchitecture":[11],"PE":[14],"comprising":[15],"reconfigurable":[17],"bit-parallel":[18],"array,":[19],"set":[21],"arithmetic":[23],"and":[24,32,52],"communication":[25],"primitives,":[26],"details":[27],"VLSI":[30],"implementation,":[31],"system-level":[33],"design":[34,51],"issues":[35],"high-speed":[38],"SIMD":[39],"array.":[40],"The":[41],"most":[42],"concrete":[43],"goal":[44],"project":[48],"was":[49],"to":[50],"build":[53],"that":[56],"could":[57],"be":[58],"used":[59],"by":[60],"members":[61],"MIT":[64],"Artificial":[65],"Intelligence":[66],"Laboratory":[67],"for":[68],"real-time":[69],"early":[70],"vision":[71],"processing.":[72],"Along":[73],"way,":[75],"we":[76],"explored":[77],"several":[78],"architectural":[79],"ideas.":[80]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2016-06-24T00:00:00"}