{"id":"https://openalex.org/W2153138227","doi":"https://doi.org/10.1109/cicc.2008.4672065","title":"Faster statistical cell characterization using adjoint sensitivity analysis","display_name":"Faster statistical cell characterization using adjoint sensitivity analysis","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2153138227","doi":"https://doi.org/10.1109/cicc.2008.4672065","mag":"2153138227"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672065","doi":"https://doi.org/10.1109/cicc.2008.4672065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672065","pdf_url":null,"source":{"id":"https://openalex.org/S4306418143","display_name":"Custom Integrated Circuits Conference","issn_l":"0886-5930","issn":["0886-5930"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045406482","display_name":"Ben Gu","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ben Gu","raw_affiliation_strings":["Freescale Semiconductor, Design Technology Organization, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Design Technology Organization, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071858689","display_name":"Kiran K. Gullapalli","orcid":"https://orcid.org/0000-0002-1967-4879","observed_orcids":["https://orcid.org/0000-0002-1967-4879"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kiran Gullapalli","raw_affiliation_strings":["Freescale Semiconductor, Design Technology Organization, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Design Technology Organization, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100356815","display_name":"Yun Zhang","orcid":"https://orcid.org/0000-0002-6109-2012","observed_orcids":["https://orcid.org/0000-0002-6109-2012"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yun Zhang","raw_affiliation_strings":["Freescale Semiconductor, Design Technology Organization, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Design Technology Organization, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063108320","display_name":"Savithri Sundareswaran","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Savithri Sundareswaran","raw_affiliation_strings":["Freescale Semiconductor, Design Technology Organization, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Design Technology Organization, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4216,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80445818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adjoint-sensitivity-analysis","display_name":"adjoint sensitivity analysis","score":0.9940000176429749},{"id":"https://openalex.org/keywords/standard-cell-library","display_name":"standard cell library","score":0.7910000085830688},{"id":"https://openalex.org/keywords/jitter","display_name":"jitter","score":0.734000027179718},{"id":"https://openalex.org/keywords/process-parameter-variation","display_name":"process parameter variation","score":0.7979999780654907},{"id":"https://openalex.org/keywords/statistical-static-timing-analysis","display_name":"statistical static timing analysis","score":0.8320000171661377}],"concepts":[{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.7195789813995361},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.6619664430618286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5030657649040222},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.11987850069999695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1060788631439209},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10213470458984375},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.06882026791572571}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672065","doi":"https://doi.org/10.1109/cicc.2008.4672065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672065","pdf_url":null,"source":{"id":"https://openalex.org/S4306418143","display_name":"Custom Integrated Circuits Conference","issn_l":"0886-5930","issn":["0886-5930"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1978981235","https://openalex.org/W2101264278","https://openalex.org/W2114336500","https://openalex.org/W2120553722","https://openalex.org/W2130601386","https://openalex.org/W2132850565","https://openalex.org/W2133772258","https://openalex.org/W2141222031","https://openalex.org/W2149447807","https://openalex.org/W2149618566","https://openalex.org/W2171013354","https://openalex.org/W4230017327","https://openalex.org/W4230035938","https://openalex.org/W4253814782"],"related_works":["https://openalex.org/W1884144252","https://openalex.org/W2106877574","https://openalex.org/W2142501459","https://openalex.org/W3144534410","https://openalex.org/W2948371709","https://openalex.org/W2118082889","https://openalex.org/W2103379604","https://openalex.org/W2545932957","https://openalex.org/W2188748759","https://openalex.org/W3095939331"],"abstract_inverted_index":{"With":[0],"the":[1,9,86,89,95,98,141,154,157,161,175,196,209,214],"adoption":[2],"of":[3,11,35,55,88,91,100,126,143,156,174,195],"statistical":[4,28,102,121,162],"static":[5],"timing":[6],"analysis":[7,118],"(SSTA),":[8],"characterization":[10,34,106],"standard":[12,215],"cell":[13,96,205],"libraries":[14],"for":[15,202],"delay":[16],"variations":[17,38,43,70],"and":[18,97,105,145],"output":[19],"transition":[20,146],"time":[21],"(output":[22],"slew)":[23],"variations,":[24],"referred":[25],"to":[26,45,62,66,85,119,131,139,152,193,213],"as":[27,39,41,52],"characterization,":[29],"is":[30,65,83,149,190],"becoming":[31],"essential.":[32],"Statistical":[33],"intra-cell":[36],"mismatch":[37,69],"well":[40],"inter-chip":[42],"need":[44],"be":[46],"performed":[47],"efficiently":[48],"with":[49,129,206,227],"acceptable":[50],"accuracy":[51],"a":[53,80,171,187],"function":[54],"process":[56],"parameter":[57,167],"variations.":[58],"The":[59],"conventional":[60,197],"approach":[61,216],"this":[63,78,110,183],"problem":[64],"model":[67],"these":[68],"by":[71],"characterizing":[72],"each":[73],"device":[74],"variation":[75],"separately.":[76],"However,":[77],"entails":[79],"cost":[81],"that":[82,189],"proportional":[84],"product":[87],"number":[90,99],"devices":[92],"(nd)":[93],"in":[94,221],"local":[101],"parameters":[103,163],"(np),":[104],"becomes":[107],"infeasible.":[108],"In":[109],"work,":[111],"we":[112,185],"propose":[113],"an":[114,200,203],"improved":[115],"transient":[116],"sensitivity":[117,210],"accelerate":[120],"characterization.":[122],"We":[123],"compute":[124],"sensitivities":[125,136,142],"node":[127],"voltages":[128],"respect":[130],"any":[132,165],"process/design":[133],"parameters.":[134],"These":[135],"are":[137],"used":[138],"extract":[140],"delays":[144],"times.":[147],"It":[148],"more":[150,222],"critical":[151],"note":[153],"sparsity":[155,184],"circuit\u2019s":[158],"dependence":[159],"on":[160],"(i.e.,":[164],"given":[166],"directly":[168],"impacts":[169],"only":[170,178],"small":[172],"portion":[173],"circuit,":[176],"sometimes":[177],"one":[179],"device).":[180],"By":[181],"exploiting":[182],"obtain":[186],"method":[188],"O(np),":[191],"compared":[192,212],"O(np\u00d7nd)":[194],"approach.":[198],"As":[199],"example,":[201],"AOI":[204],"40":[207],"devices,":[208],"analysis,":[211],"using":[217],"multiple":[218],"simulations,":[219],"results":[220],"than":[223],"18X":[224],"runtime":[225],"improvements":[226],"better":[228],"accuracy.":[229]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}
