{"id":"https://openalex.org/W2151925011","doi":"https://doi.org/10.1145/2435264.2435287","title":"Heracles: a tool for fast RTL-based design space exploration of multicore processors","display_name":"Heracles: a tool for fast RTL-based design space exploration of multicore processors","publication_year":2013,"publication_date":"2013-02-11","ids":{"openalex":"https://openalex.org/W2151925011","doi":"https://doi.org/10.1145/2435264.2435287","mag":"2151925011"},"language":"en","primary_location":{"id":"doi:10.1145/2435264.2435287","doi":"https://doi.org/10.1145/2435264.2435287","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435287","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/1721.1/86169","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069200437","display_name":"Michel A. Kinsy","orcid":"https://orcid.org/0000-0002-1432-6939","observed_orcids":["https://orcid.org/0000-0002-1432-6939"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michel A. Kinsy","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009910914","display_name":"Michael Pellauer","orcid":"https://orcid.org/0000-0002-5305-4307","observed_orcids":["https://orcid.org/0000-0002-5305-4307"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Pellauer","raw_affiliation_strings":["Intel Corporation, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714","observed_orcids":["https://orcid.org/0000-0001-8253-7714"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.0294,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.92237443,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.003700000001117587,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.003000000026077032,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.8220000267028809},{"id":"https://openalex.org/keywords/hardware-software-co-design","display_name":"hardware-software co-design","score":0.9480000138282776},{"id":"https://openalex.org/keywords/architectural-exploration","display_name":"architecture exploration","score":0.7379999756813049},{"id":"https://openalex.org/keywords/verilog-synthesis","display_name":"Verilog synthesis","score":0.5649999976158142},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7889999747276306},{"id":"https://openalex.org/keywords/component-based-design","display_name":"component-based design","score":0.5189999938011169}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5232521295547485}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2435264.2435287","doi":"https://doi.org/10.1145/2435264.2435287","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2435264.2435287","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.mit.edu:1721.1/86169","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/86169","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/ConferencePaper"}],"best_oa_location":{"id":"pmh:oai:dspace.mit.edu:1721.1/86169","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/86169","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/ConferencePaper"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1567646530","https://openalex.org/W2042876290","https://openalex.org/W2060736133","https://openalex.org/W2064280789","https://openalex.org/W2108436158","https://openalex.org/W2120635877","https://openalex.org/W2122195073","https://openalex.org/W2127194995","https://openalex.org/W2128403399","https://openalex.org/W2128452435","https://openalex.org/W2130853508","https://openalex.org/W2134470641","https://openalex.org/W2137385009","https://openalex.org/W2140894580","https://openalex.org/W2148323349","https://openalex.org/W2156520818","https://openalex.org/W2158734177","https://openalex.org/W2161522487","https://openalex.org/W2537308697","https://openalex.org/W2994857926"],"related_works":["https://openalex.org/W6991435236","https://openalex.org/W2128403399","https://openalex.org/W2307985327","https://openalex.org/W2000001288","https://openalex.org/W2752370141","https://openalex.org/W2073889623","https://openalex.org/W2742200817","https://openalex.org/W1804312828","https://openalex.org/W2029154810","https://openalex.org/W2137385009"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"Heracles,":[3],"an":[4],"open-source,":[5],"functional,":[6],"parameterized,":[7],"synthesizable":[8,132],"multicore":[9,62],"system":[10,75,119],"toolkit.":[11],"Such":[12],"a":[13,18,51,79,118],"multi/many-core":[14],"design":[15],"platform":[16,137],"is":[17,48,78,94,142],"powerful":[19],"and":[20,23,29,43,73,85,116,125,134],"versatile":[21],"research":[22],"teaching":[24],"tool":[25,141],"for":[26,121],"architectural":[27],"exploration":[28,59],"hardware-software":[30],"co-design.":[31],"The":[32,91,107,139],"Heracles":[33,140],"toolkit":[34],"comprises":[35],"the":[36,104,110,146],"soft":[37],"hardware":[38],"(HDL)":[39],"modules,":[40],"application":[41],"compiler,":[42],"graphical":[44],"user":[45,111],"interface.":[46],"It":[47,77],"designed":[49],"with":[50,82],"high":[52],"degree":[53],"of":[54,60,64],"modularity":[55],"to":[56,96,112],"support":[57],"fast":[58],"future":[61],"processors":[63],"di":[65],"erent":[66],"topologies,":[67],"routing":[68],"schemes,":[69],"processing":[70,105],"elements":[71],"(cores),":[72],"memory":[74],"organizations.":[76],"component-based":[80],"framework":[81],"parameterized":[83],"interfaces":[84],"strong":[86],"emphasis":[87],"on":[88],"module":[89],"reusability.":[90],"compiler":[92],"toolchain":[93],"used":[95],"map":[97],"C":[98],"or":[99],"C++":[100],"based":[101],"applications":[102],"onto":[103],"units.":[106],"GUI":[108],"allows":[109],"quickly":[113],"con":[114],"gure":[115],"launch":[117],"instance":[120],"easy":[122],"factorial":[123],"development":[124],"evaluation.":[126],"Hardware":[127],"modules":[128],"are":[129,135],"implemented":[130],"in":[131],"Verilog":[133],"FPGA":[136],"independent.":[138],"freely":[143],"available":[144],"under":[145],"open-source":[147],"MIT":[148],"license":[149],"at:":[150],"http://projects.csail.mit.edu/heracles":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":8}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}