{"id":"https://openalex.org/W2151695366","doi":"https://doi.org/10.1109/vlsit.1996.507785","title":"A gate-side air-gap structure (GAS) to reduce the parasitic capacitance in MOSFETs","display_name":"A gate-side air-gap structure (GAS) to reduce the parasitic capacitance in MOSFETs","publication_year":2002,"publication_date":"2002-12-23","ids":{"openalex":"https://openalex.org/W2151695366","doi":"https://doi.org/10.1109/vlsit.1996.507785","mag":"2151695366"},"language":"en","primary_location":{"id":"doi:10.1109/vlsit.1996.507785","doi":"https://doi.org/10.1109/vlsit.1996.507785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsit.1996.507785","pdf_url":null,"source":{"id":"https://openalex.org/S4306421008","display_name":"Symposium on VLSI Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1996 Symposium on VLSI Technology. Digest of Technical Papers","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043819315","display_name":"Mitsuhiro Togo","orcid":"https://orcid.org/0000-0002-0251-9944","observed_orcids":["https://orcid.org/0000-0002-0251-9944"]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Togo","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109872829","display_name":"A. Tanabe","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Tanabe","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":null,"display_name":"A. Furukawa","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Furukawa","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112255866","display_name":"K. Tokunaga","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Tokunaga","raw_affiliation_strings":["ULSI Device Development Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078906962","display_name":"Takashi Hashimoto","orcid":"https://orcid.org/0000-0002-0341-6381","observed_orcids":["https://orcid.org/0000-0002-0341-6381"]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hashimoto","raw_affiliation_strings":["ULSI Device Development Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.7509,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.70022081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.009499999694526196,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.002300000051036477,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-capacitance-reduction","display_name":"parasitic capacitance reduction","score":0.9789999723434448},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.925000011920929},{"id":"https://openalex.org/keywords/fringe-capacitance","display_name":"fringe capacitance","score":0.9810000061988831},{"id":"https://openalex.org/keywords/gate-delay","display_name":"gate delay","score":0.8360000252723694},{"id":"https://openalex.org/keywords/short-channel-effects","display_name":"short-channel effects","score":0.906000018119812},{"id":"https://openalex.org/keywords/junction-capacitance","display_name":"junction capacitance","score":0.9279999732971191},{"id":"https://openalex.org/keywords/power-consumption","display_name":"power consumption","score":0.6190000176429749},{"id":"https://openalex.org/keywords/0-25-mum-cmos","display_name":"0.25 \u03bcm CMOS","score":0.8759999871253967}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7837651968002319},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.7495843172073364},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6884236335754395},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.6475494503974915},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5545601844787598},{"id":"https://openalex.org/C67337642","wikidata":"https://www.wikidata.org/wiki/Q5275437","display_name":"Diffusion capacitance","level":4,"score":0.5290272235870361},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5061227679252625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5050624012947083},{"id":"https://openalex.org/C50587689","wikidata":"https://www.wikidata.org/wiki/Q4698328","display_name":"Air gap (plumbing)","level":2,"score":0.5048678517341614},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.2791876196861267},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.19149062037467957},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1475464105606079},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12220025062561035},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10152581334114075},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsit.1996.507785","doi":"https://doi.org/10.1109/vlsit.1996.507785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsit.1996.507785","pdf_url":null,"source":{"id":"https://openalex.org/S4306421008","display_name":"Symposium on VLSI Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1996 Symposium on VLSI Technology. Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7164535483","https://openalex.org/W2530398405","https://openalex.org/W2162160977","https://openalex.org/W4405414191","https://openalex.org/W2118822344","https://openalex.org/W2128708413","https://openalex.org/W2149426302","https://openalex.org/W3011229307","https://openalex.org/W2011055002","https://openalex.org/W2102462128"],"abstract_inverted_index":{"A":[0],"new":[1],"parasitic":[2],"capacitance":[3,33],"reduction":[4],"technologies,":[5],"utilizing":[6],"a":[7,21,55,67,85],"Gate-side":[8],"Air-gap":[9],"Structure":[10],"(GAS),":[11],"has":[12],"been":[13],"developed":[14],"for":[15],"MOSFETs.":[16],"The":[17],"GAS":[18,77],"in":[19,54,88],"which":[20],"5-nm-wide":[22],"air-gap":[23],"was":[24,41,63],"formed":[25],"next":[26],"to":[27,66,78],"the":[28,31,37,76,89],"gate":[29,38],"reduced":[30,42],"fringe":[32],"by":[34,43,49],"half.":[35],"Hence,":[36],"delay":[39],"time":[40],"4.8":[44],"psec":[45,51],"at":[46,52],"FO=1":[47],"and":[48,60],"16":[50],"FO=3":[53],"0.25":[56],"/spl":[57],"mu/m":[58],"CMOS,":[59],"power":[61],"consumption":[62],"lowered":[64],"compared":[65],"conventional":[68],"structure.":[69],"We":[70],"also":[71],"propose":[72],"pocket":[73],"implantation":[74],"through":[75],"suppress":[79],"short":[80],"channel":[81],"effects":[82],"with":[83],"only":[84],"slight":[86],"increase":[87],"junction":[90],"capacitance.":[91]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2016-06-24T00:00:00"}