{"id":"https://openalex.org/W2149655151","doi":"https://doi.org/10.1109/49.105172","title":"Design and technology aspects of VLSIs for ATM switches","display_name":"Design and technology aspects of VLSIs for ATM switches","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W2149655151","doi":"https://doi.org/10.1109/49.105172","mag":"2149655151"},"language":"en","primary_location":{"id":"doi:10.1109/49.105172","doi":"https://doi.org/10.1109/49.105172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/49.105172","pdf_url":null,"source":{"id":"https://openalex.org/S90422530","display_name":"IEEE Journal on Selected Areas in Communications","issn_l":"0733-8716","issn":["0733-8716","1558-0008"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-200","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Selected Areas in Communications","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005658843","display_name":"Thomas-Rolf Banniza","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T.R. Banniza","raw_affiliation_strings":["SEL Alcatel Research Centre, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SEL Alcatel Research Centre, Stuttgart, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059330732","display_name":"Gert J. Eilenberger","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G.J. Eilenberger","raw_affiliation_strings":["SEL Alcatel Research Centre, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SEL Alcatel Research Centre, Stuttgart, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016113904","display_name":"B. Pauwels","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Pauwels","raw_affiliation_strings":["Alcatel Bell Telephone, Antwerp, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alcatel Bell Telephone, Antwerp, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023753782","display_name":"Yves Therasse","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Therasse","raw_affiliation_strings":["Alcatel Bell Telephone, Antwerp, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alcatel Bell Telephone, Antwerp, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.9941,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.81702128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"9","issue":"8","first_page":"1255","last_page":"1264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9404000043869019,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9404000043869019,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.054099999368190765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.0020000000949949026,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/atm-switch","display_name":"ATM switch","score":0.8429999947547913},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.8109999895095825},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.9819999933242798},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.7200000286102295},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"logic simulation","score":0.6859999895095825},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.7360000014305115},{"id":"https://openalex.org/keywords/switch-performance-analysis","display_name":"switch performance analysis","score":0.578000009059906}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8526293635368347},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6303585171699524},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5130549669265747},{"id":"https://openalex.org/C89714869","wikidata":"https://www.wikidata.org/wiki/Q2280470","display_name":"Dimensioning","level":2,"score":0.46754732728004456},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4628877341747284},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4404467046260834},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4132079780101776},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4024480879306793},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22283655405044556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/49.105172","doi":"https://doi.org/10.1109/49.105172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/49.105172","pdf_url":null,"source":{"id":"https://openalex.org/S90422530","display_name":"IEEE Journal on Selected Areas in Communications","issn_l":"0733-8716","issn":["0733-8716","1558-0008"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-200","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Selected Areas in Communications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1495696624","https://openalex.org/W1984536894","https://openalex.org/W2061756358","https://openalex.org/W2155692880","https://openalex.org/W2161849565"],"related_works":["https://openalex.org/W1972220330","https://openalex.org/W2144513874","https://openalex.org/W2158179328","https://openalex.org/W2115916147","https://openalex.org/W2120037484","https://openalex.org/W840591786","https://openalex.org/W2247593607","https://openalex.org/W2153239869","https://openalex.org/W2424557023","https://openalex.org/W1535429229"],"abstract_inverted_index":{"A":[0],"system":[1,44],"concept":[2,31,75],"based":[3],"on":[4,11],"a":[5,25,34,91,104,109],"multipath":[6],"self-routing":[7],"switching":[8,39],"principle":[9],"and":[10,41,58,61,83,103,115],"an":[12],"internal":[13],"transfer":[14],"mode":[15],"using":[16],"multislot":[17],"cells":[18],"is":[19,85],"introduced.":[20],"With":[21],"the":[22,38,51,74,77],"utilization":[23],"of":[24,37,50,73],"shared":[26],"buffer":[27],"memory":[28],"structure,":[29],"this":[30],"allows":[32],"for":[33,93],"single-chip":[35],"realization":[36],"elements":[40],"fulfils":[42],"important":[43,100],"requirements":[45],"like":[46],"fault":[47],"tolerance,":[48],"independence":[49],"switch":[52],"core":[53],"from":[54,64],"external":[55],"data":[56],"formats":[57],"traffic":[59],"characteristics,":[60],"modular":[62],"extendibility":[63],"small":[65],"to":[66],"very":[67],"large":[68],"systems.":[69],"An":[70],"example":[71],"implementation":[72],"with":[76],"resulting":[78],"functional":[79],"partitioning":[80],"in":[81],"boards":[82],"chips":[84],"given.":[86],"Performance":[87],"study":[88],"results,":[89],"as":[90],"basis":[92],"dimensioning,":[94],"are":[95,118],"also":[96],"presented.":[97],"The":[98],"most":[99],"design":[101],"aspects":[102],"possible":[105],"tool":[106],"chain":[107],"exploiting":[108],"hardware":[110],"description":[111],"language,":[112],"logic":[113,116],"simulator,":[114],"compiler":[117],"highlighted.>":[119]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-09-25T08:18:29.962427","created_date":"2016-06-24T00:00:00"}