{"id":"https://openalex.org/W2149568614","doi":"https://doi.org/10.1109/tvlsi.2007.912228","title":"Fast Elliptic Curve Cryptography on FPGA","display_name":"Fast Elliptic Curve Cryptography on FPGA","publication_year":2008,"publication_date":"2008-01-16","ids":{"openalex":"https://openalex.org/W2149568614","doi":"https://doi.org/10.1109/tvlsi.2007.912228","mag":"2149568614"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2007.912228","doi":"https://doi.org/10.1109/tvlsi.2007.912228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2007.912228","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079261918","display_name":"William Chelton","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"William N. Chelton","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Sheffield University, Sheffield"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Sheffield University, Sheffield","institution_ids":["https://openalex.org/I91136226"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101527667","display_name":"Mohammed Benaissa","orcid":"https://orcid.org/0000-0001-7524-9116","observed_orcids":["https://orcid.org/0000-0001-7524-9116"]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mohammed Benaissa","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Sheffield University, Sheffield"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Sheffield University, Sheffield","institution_ids":["https://openalex.org/I91136226"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91136226"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":29.9614,"has_fulltext":false,"cited_by_count":166,"citation_normalized_percentile":{"value":0.99522771,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"16","issue":"2","first_page":"198","last_page":"205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elliptic-curve-cryptography","display_name":"elliptic curve cryptography","score":1.0},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8069999814033508},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processors","display_name":"application-specific instruction set processors","score":0.9380000233650208},{"id":"https://openalex.org/keywords/pipelining","display_name":"pipelining","score":0.9670000076293945},{"id":"https://openalex.org/keywords/point-doubling","display_name":"point doubling","score":0.7559999823570251},{"id":"https://openalex.org/keywords/point-addition","display_name":"point addition","score":0.9990000128746033},{"id":"https://openalex.org/keywords/point-multiplication","display_name":"point multiplication","score":0.8519999980926514},{"id":"https://openalex.org/keywords/gf-2-163","display_name":"GF(2^163)","score":0.8600000143051147},{"id":"https://openalex.org/keywords/high-speed-hardware-design","display_name":"high-speed hardware design","score":0.47600001096725464}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7673208713531494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7305920124053955},{"id":"https://openalex.org/C167615521","wikidata":"https://www.wikidata.org/wiki/Q1048911","display_name":"Elliptic curve cryptography","level":4,"score":0.7163203358650208},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6158484816551208},{"id":"https://openalex.org/C197966572","wikidata":"https://www.wikidata.org/wiki/Q915079","display_name":"Elliptic Curve Digital Signature Algorithm","level":5,"score":0.5685035586357117},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.548427164554596},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4878065884113312},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.47942227125167847},{"id":"https://openalex.org/C117121985","wikidata":"https://www.wikidata.org/wiki/Q78380999","display_name":"Elliptic curve point multiplication","level":3,"score":0.4743163287639618},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4660419523715973},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4359606206417084},{"id":"https://openalex.org/C179603306","wikidata":"https://www.wikidata.org/wiki/Q268493","display_name":"Elliptic curve","level":2,"score":0.4319496750831604},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41327017545700073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37007641792297363},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34253308176994324},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.29207485914230347},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21683764457702637},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.13735899329185486},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09096217155456543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08102157711982727},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2007.912228","doi":"https://doi.org/10.1109/tvlsi.2007.912228","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2007.912228","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1480030470","https://openalex.org/W1482495993","https://openalex.org/W1508193711","https://openalex.org/W1522228241","https://openalex.org/W1540945387","https://openalex.org/W1754939103","https://openalex.org/W1947125001","https://openalex.org/W1950812296","https://openalex.org/W1963676767","https://openalex.org/W1971605365","https://openalex.org/W2007751412","https://openalex.org/W2012478492","https://openalex.org/W2018209517","https://openalex.org/W2033234115","https://openalex.org/W2046870825","https://openalex.org/W2059168043","https://openalex.org/W2101597287","https://openalex.org/W2111459803","https://openalex.org/W2115190247","https://openalex.org/W2123924203","https://openalex.org/W2133814675","https://openalex.org/W2136119832","https://openalex.org/W2141296449","https://openalex.org/W2149204794"],"related_works":["https://openalex.org/W1565266559","https://openalex.org/W2013613544","https://openalex.org/W2037734447","https://openalex.org/W2782833818","https://openalex.org/W3201596224","https://openalex.org/W2182900437","https://openalex.org/W2392460858","https://openalex.org/W2393578887","https://openalex.org/W1521649858","https://openalex.org/W1577956677"],"abstract_inverted_index":{"This":[0],"paper":[1],"details":[2],"the":[3,32,37,53,57,77,84,120,125],"design":[4],"of":[5,27,60,90,105,135],"a":[6,63,101,112,131],"new":[7,64],"high-speed":[8],"pipelined":[9],"application-specific":[10],"instruction":[11],"set":[12],"processor":[13],"(ASIP)":[14],"for":[15,83],"elliptic":[16],"curve":[17,94],"cryptography":[18],"(ECC)":[19],"using":[20,76],"field-programmable":[21],"gate-array":[22],"(FPGA)":[23],"technology.":[24],"Different":[25],"levels":[26],"pipelining":[28],"were":[29,49],"applied":[30],"to":[31,35,51,69,122,142],"data":[33],"path":[34],"explore":[36],"resulting":[38],"performances":[39],"and":[40,62,73,92],"find":[41],"an":[42],"optimal":[43],"pipeline":[44],"depth.":[45],"Three":[46],"complex":[47],"instructions":[48],"used":[50],"reduce":[52],"latency":[54],"by":[55],"reducing":[56],"overall":[58],"number":[59],"instructions,":[61],"combined":[65],"algorithm":[66],"was":[67,138],"developed":[68],"perform":[70],"point":[71,74,102,132,145],"doubling":[72],"addition":[75],"application":[78],"specific":[79],"instructions.":[80],"An":[81],"implementation":[82],"United":[85],"States":[86],"Government":[87],"National":[88],"Institute":[89],"Standards":[91],"Technology-recommended":[93],"over":[95,143],"GF(2163)":[96],"is":[97],"shown,":[98],"which":[99,140],"achieves":[100],"multiplication":[103,133],"time":[104,134],"33.05":[106],"s":[107,137],"at":[108],"91":[109],"MHz":[110],"on":[111],"Xilinx":[113,128],"Virtex-E":[114],"FPGA-the":[115],"fastest":[116],"figure":[117],"reported":[118],"in":[119],"literature":[121],"date.":[123],"Using":[124],"more":[126],"modern":[127],"Virtex-4":[129],"technology,":[130],"19.55":[136],"achieved,":[139],"translates":[141],"51120":[144],"multiplications":[146],"per":[147],"second.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":14},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":20}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2025-10-10T00:00:00"}