{"id":"https://openalex.org/W2148197902","doi":"https://doi.org/10.4304/jcp.3.2.55-62","title":"Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems","display_name":"Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2148197902","doi":"https://doi.org/10.4304/jcp.3.2.55-62","mag":"2148197902"},"language":"en","primary_location":{"id":"doi:10.4304/jcp.3.2.55-62","doi":"https://doi.org/10.4304/jcp.3.2.55-62","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.3.2.55-62","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Kenji Asano","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kenji Asano","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031977346","display_name":"Junji Kitamichi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Junji Kitamichi","raw_affiliation_strings":["Univ. of Aizu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Aizu","institution_ids":["https://openalex.org/I141591182"]}]},{"author_position":"last","author":{"id":null,"display_name":"Kenichi Kuroda","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Kuroda","raw_affiliation_strings":["Univ. of Aizu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Aizu","institution_ids":["https://openalex.org/I141591182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1445,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.95219858,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":"2","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.004399999976158142,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamically-reconfigurable-architecture","display_name":"dynamically reconfigurable architecture","score":0.9359999895095825},{"id":"https://openalex.org/keywords/system-level-modeling","display_name":"system-level modeling","score":0.7540000081062317},{"id":"https://openalex.org/keywords/high-speed-simulation","display_name":"high-speed simulation","score":0.6050000190734863},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.44200000166893005}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8094737529754639},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6630507111549377},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6439614295959473},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6037472486495972},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4177703559398651},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41109079122543335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3460067808628082},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1417493224143982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0746317207813263},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4304/jcp.3.2.55-62","doi":"https://doi.org/10.4304/jcp.3.2.55-62","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.3.2.55-62","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W111242261","https://openalex.org/W1601831226","https://openalex.org/W1745980198","https://openalex.org/W2100708793","https://openalex.org/W2119501389","https://openalex.org/W2140321074","https://openalex.org/W2149110252","https://openalex.org/W2157554125","https://openalex.org/W3092098238"],"related_works":["https://openalex.org/W2165934732","https://openalex.org/W2149493826","https://openalex.org/W2077855913","https://openalex.org/W1980377171","https://openalex.org/W7120827168","https://openalex.org/W1560143599","https://openalex.org/W2119501389","https://openalex.org/W4395703441","https://openalex.org/W1561679318","https://openalex.org/W6964437082"],"abstract_inverted_index":{"In":[0,78],"this":[1],"paper,":[2],"we":[3,80,105],"propose":[4],"a":[5,119,130],"library":[6,25,84],"for":[7,44,54,133],"the":[8,15,32,35,39,45,55,66,74,82,86,102,108,115,145],"system":[9,16,40,75,109],"level":[10],"modeling":[11,87,131],"and":[12,48,50,52,58,88,97,112,126],"simulation":[13,89,141],"of":[14,68,90],"which":[17,128],"includes":[18],"Dynamically":[19],"Reconfigurable":[20],"Architectures":[21],"(DRAs).":[22],"The":[23],"proposed":[24,33,83,103,146],"is":[26,129,142],"an":[27],"extended":[28],"SystemC":[29],"library.":[30,147],"Using":[31,101],"library,":[34,104],"designer":[36],"can":[37,106],"model":[38,107],"specifications":[41,110],"including":[42],"modules":[43],"dynamic":[46,56],"generation":[47],"elimination":[49],"ports":[51],"channels":[53],"connection":[57],"dispatch":[59],"between":[60],"them,":[61],"that":[62],"are":[63],"needed":[64],"in":[65],"design":[67,76],"general-purpose":[69],"dynamically":[70],"reconfigurable":[71],"systems":[72],"at":[73],"level.":[77],"addition,":[79],"evaluate":[81],"by":[85],"sample":[91],"circuits,":[92],"such":[93,121],"as":[94,113,118,122],"partially":[95],"DRA":[96],"multi":[98],"context":[99],"DRA.":[100,136],"naturally,":[111],"much":[114],"same":[116],"amount":[117],"description,":[120],"one":[123],"using":[124,144],"multiplexers":[125],"demultiplexers,":[127],"formula":[132],"describing":[134],"multi-context":[135],"Under":[137],"some":[138],"conditions,":[139],"higher-speed":[140],"possible":[143]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}