{"id":"https://openalex.org/W2147742006","doi":"https://doi.org/10.1109/5.503300","title":"Image processing using one-dimensional processor arrays","display_name":"Image processing using one-dimensional processor arrays","publication_year":1996,"publication_date":"1996-07-01","ids":{"openalex":"https://openalex.org/W2147742006","doi":"https://doi.org/10.1109/5.503300","mag":"2147742006"},"language":"en","primary_location":{"id":"doi:10.1109/5.503300","doi":"https://doi.org/10.1109/5.503300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/5.503300","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-a","cwts-core","dongbi-b","jufo-3","norway-2","poland-200","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038757418","display_name":"Dan W. Hammerstrom","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.W. Hammerstrom","raw_affiliation_strings":["Adaptive Solutions, Inc., Beaverton, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Adaptive Solutions, Inc., Beaverton, OR, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053830964","display_name":"Daniel P. Lulich","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.P. Lulich","raw_affiliation_strings":["Adaptive Solutions, Inc., Beaverton, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Adaptive Solutions, Inc., Beaverton, OR, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":5.1926,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.9528329,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":"84","issue":"7","first_page":"1005","last_page":"1018"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9526000022888184,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9526000022888184,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.02290000021457672,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.004800000227987766,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-processing","display_name":"image processing","score":0.8080000281333923},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"pattern recognition","score":0.7049999833106995},{"id":"https://openalex.org/keywords/amdahl-s-law","display_name":"Amdahl's law","score":0.9380000233650208},{"id":"https://openalex.org/keywords/interprocessor-communication","display_name":"interprocessor communication","score":0.8629999756813049},{"id":"https://openalex.org/keywords/parallelism","display_name":"parallelism","score":0.7120000123977661},{"id":"https://openalex.org/keywords/numerical-precision","display_name":"numerical precision","score":0.7820000052452087},{"id":"https://openalex.org/keywords/on-chip-memory","display_name":"on-chip memory","score":0.921999990940094},{"id":"https://openalex.org/keywords/parallel-algorithm-mapping","display_name":"parallel algorithm mapping","score":0.6899999976158142}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8418878316879272},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6789774894714355},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.6099789142608643},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5873163938522339},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5739079117774963},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5730627775192261},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5615414381027222},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5537548661231995},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5249124765396118},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4832790195941925},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4767518937587738},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43302592635154724},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4119037389755249},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.403759241104126},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21542811393737793},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11622819304466248},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/5.503300","doi":"https://doi.org/10.1109/5.503300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/5.503300","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-a","cwts-core","dongbi-b","jufo-3","norway-2","poland-200","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.132.3089","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.132.3089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.ogi.edu/~strom/papers/ieeeproc.PDF","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W13440651","https://openalex.org/W46555092","https://openalex.org/W1501345707","https://openalex.org/W1505652865","https://openalex.org/W1509559802","https://openalex.org/W1545877870","https://openalex.org/W1546843038","https://openalex.org/W1555915743","https://openalex.org/W2004886809","https://openalex.org/W2061055971","https://openalex.org/W2088844029","https://openalex.org/W2103562768","https://openalex.org/W2103641407","https://openalex.org/W2119089459","https://openalex.org/W2154642048","https://openalex.org/W2725179571","https://openalex.org/W2766736793"],"related_works":["https://openalex.org/W2082662165","https://openalex.org/W1978219161","https://openalex.org/W2076734965","https://openalex.org/W2281658365","https://openalex.org/W4252683694","https://openalex.org/W2726638187","https://openalex.org/W2060346092","https://openalex.org/W2068921104","https://openalex.org/W1632863093","https://openalex.org/W996510872"],"abstract_inverted_index":{"The":[0,95],"first":[1],"half":[2,97],"of":[3,30,48,53,73,98,125,135],"this":[4,24,99],"paper":[5,100],"presents":[6],"the":[7,28,46,50,54,79,83,89,108,115,133],"design":[8],"rationale":[9],"for":[10,69,82],"CNAPS,":[11],"a":[12,75,123,138],"specialized":[13],"one-dimensional":[14],"(1-D)":[15],"processor":[16,59],"array":[17,118],"developed":[18],"by":[19],"Adaptive":[20],"Solutions":[21],"Inc.":[22],"In":[23],"context,":[25],"we":[26],"discuss":[27,40],"problem":[29],"Amdahl's":[31],"law":[32],"which":[33],"severely":[34],"constrains":[35],"special-purpose":[36],"architectures.":[37],"We":[38,66,128],"also":[39,129],"specific":[41],"architectural":[42],"decisions":[43],"such":[44],"as":[45,137],"kind":[47],"parallelism,":[49],"computational":[51],"precision":[52],"processors,":[55],"on-chip":[56],"versus":[57],"off-chip":[58],"memory,":[60],"and-most":[61],"importantly-the":[62],"interprocessor":[63],"communication":[64],"architecture.":[65,94],"argue":[67],"that,":[68],"our":[70],"particular":[71],"set":[72],"applications,":[74],"1-D":[76,117],"architecture":[77],"gives":[78],"best":[80],"\"bang":[81],"buck\",":[84],"even":[85],"when":[86],"compared":[87],"to":[88,107],"more":[90],"traditional":[91],"two-dimensional":[92],"(2-D)":[93],"second":[96],"describes":[101],"how":[102],"several":[103],"simple":[104],"algorithms":[105],"map":[106],"CNAPS":[109,116,136],"array.":[110],"Our":[111],"results":[112],"show":[113],"that":[114],"offers":[119],"excellent":[120],"performance":[121,134],"over":[122],"range":[124],"IP":[126],"algorithms.":[127],"briefly":[130],"look":[131],"at":[132],"pattern":[139,147],"recognition":[140,148],"engine":[141],"because":[142],"many":[143],"image":[144],"processing":[145],"and":[146],"problems":[149],"are":[150],"intimately":[151],"related.":[152]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}