{"id":"https://openalex.org/W2147100833","doi":"https://doi.org/10.1109/43.736566","title":"A layout approach to monolithic microwave IC","display_name":"A layout approach to monolithic microwave IC","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2147100833","doi":"https://doi.org/10.1109/43.736566","mag":"2147100833"},"language":"en","primary_location":{"id":"doi:10.1109/43.736566","doi":"https://doi.org/10.1109/43.736566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.736566","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007961227","display_name":"Akira Nagao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405264947","display_name":"Sharp Corporation (Japan)","ror":"https://ror.org/03eekr767","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405264947"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Nagao","raw_affiliation_strings":["Systems Development Center, SHARP Corporation, Tenri, Nara, Japan","Syst. Dev. Centre, Sharp Corp., Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Development Center, SHARP Corporation, Tenri, Nara, Japan","institution_ids":["https://openalex.org/I4405264947"]},{"raw_affiliation_string":"Syst. Dev. Centre, Sharp Corp., Nara, Japan","institution_ids":["https://openalex.org/I4405264947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020776893","display_name":"Isao Shirakawa","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Shirakawa","raw_affiliation_strings":["Department of Information Systems Engineering, Osaka University, Suita, Osaka, Japan","Dept. of Inf. Syst. Eng., Osaka Univ., Japan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, Osaka University, Suita, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Inf. Syst. Eng., Osaka Univ., Japan#TAB#","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":null,"display_name":"T. Kambe","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405264947","display_name":"Sharp Corporation (Japan)","ror":"https://ror.org/03eekr767","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405264947"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kambe","raw_affiliation_strings":["Precision Technology Development Center, SHARP Corporation, Tenri, Nara, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Precision Technology Development Center, SHARP Corporation, Tenri, Nara, Japan","institution_ids":["https://openalex.org/I4405264947"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.488,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70486172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":"12","first_page":"1262","last_page":"1272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.0034000000450760126,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monolithic-microwave-integrated-circuits","display_name":"monolithic microwave integrated circuits","score":0.9110000133514404},{"id":"https://openalex.org/keywords/vlsi-layout","display_name":"VLSI layout","score":0.7409999966621399},{"id":"https://openalex.org/keywords/gallium-arsenide","display_name":"GaAs","score":0.6710000038146973},{"id":"https://openalex.org/keywords/rectangle-packing","display_name":"rectangle packing","score":0.8510000109672546},{"id":"https://openalex.org/keywords/coplanar-waveguide","display_name":"coplanar waveguide","score":0.8859999775886536}],"concepts":[{"id":"https://openalex.org/C180088628","wikidata":"https://www.wikidata.org/wiki/Q1069404","display_name":"Chemical-mechanical planarization","level":3,"score":0.714451789855957},{"id":"https://openalex.org/C128450285","wikidata":"https://www.wikidata.org/wiki/Q1945036","display_name":"Monolithic microwave integrated circuit","level":4,"score":0.6504949927330017},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5983830094337463},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5954277515411377},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5927404761314392},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5439387559890747},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5243659019470215},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4971161186695099},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.49297523498535156},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.491389662027359},{"id":"https://openalex.org/C2781302577","wikidata":"https://www.wikidata.org/wiki/Q209","display_name":"Rectangle","level":2,"score":0.4911046028137207},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.48561254143714905},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45201075077056885},{"id":"https://openalex.org/C44838205","wikidata":"https://www.wikidata.org/wiki/Q127995","display_name":"Microwave","level":2,"score":0.44268590211868286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3261840343475342},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2977985143661499},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2723079323768616},{"id":"https://openalex.org/C138113353","wikidata":"https://www.wikidata.org/wiki/Q611639","display_name":"Polishing","level":2,"score":0.24888435006141663},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.19374153017997742},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1292322278022766},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10742437839508057},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.07998937368392944},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07826787233352661},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/43.736566","doi":"https://doi.org/10.1109/43.736566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.736566","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309889","display_name":"Chuo University","ror":"https://ror.org/03qvqb743"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1579959832","https://openalex.org/W1596389998","https://openalex.org/W1987374783","https://openalex.org/W1987770341","https://openalex.org/W2097423152","https://openalex.org/W2098716455","https://openalex.org/W2113329856","https://openalex.org/W2134016418","https://openalex.org/W2144473140","https://openalex.org/W2145458600","https://openalex.org/W3146603494","https://openalex.org/W4236626993","https://openalex.org/W4245258200"],"related_works":["https://openalex.org/W2248366743","https://openalex.org/W4416582891","https://openalex.org/W4386259809","https://openalex.org/W1971991476","https://openalex.org/W2398819074","https://openalex.org/W1897081199","https://openalex.org/W1563253691","https://openalex.org/W2031516470","https://openalex.org/W29028382","https://openalex.org/W2074048099"],"abstract_inverted_index":{"A":[0],"layout":[1,13,30,49,128],"approach":[2],"for":[3],"monolithic":[4],"microwave":[5],"integrated":[6],"circuits":[7],"(MMICs)":[8],"is":[9,83,95],"described,":[10],"in":[11,24,38],"which":[12,79],"elements":[14,50,72],"are":[15,73,118],"transistors,":[16],"inductors,":[17],"capacitors,":[18],"resistors,":[19],"coplanar":[20],"waveguides,":[21],"etc.,":[22],"implemented":[23],"a":[25,42,52,76,80,102,112],"GaAs":[26],"fabrication":[27],"process.":[28],"The":[29],"issue":[31],"typical":[32],"of":[33,45,48,54,88,101,111,125],"such":[34],"MMIC's":[35],"consists":[36],"essentially":[37],"how":[39],"to":[40,78,121],"realize":[41],"single-layered":[43],"placement":[44,94],"different":[46],"shapes":[47],"under":[51],"variety":[53],"spacing":[55],"and":[56,105],"orienting":[57],"constraints":[58],"as":[59,61],"well":[60],"shape":[62],"variations.":[63],"In":[64],"this":[65],"paper,":[66],"the":[67,71,86,89,92,99,123,126],"interconnection":[68],"requirements":[69],"among":[70],"represented":[74],"by":[75,109],"graph,":[77],"planarization":[81,90],"algorithm":[82],"applied.":[84],"On":[85],"basis":[87],"result,":[91],"physical":[93],"first":[96],"constructed":[97],"with":[98],"use":[100],"merging":[103],"scheme":[104],"then":[106],"refined":[107],"iteratively":[108],"means":[110],"new":[113],"rectangle-packing":[114],"algorithm.":[115],"Experimental":[116],"results":[117],"also":[119],"shown":[120],"demonstrate":[122],"practicability":[124],"described":[127],"approach.":[129]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}