{"id":"https://openalex.org/W2146162708","doi":"https://doi.org/10.1109/iscas.2000.856397","title":"A methodology for the behavioral-level event-driven power management of digital receivers","display_name":"A methodology for the behavioral-level event-driven power management of digital receivers","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W2146162708","doi":"https://doi.org/10.1109/iscas.2000.856397","mag":"2146162708"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2000.856397","doi":"https://doi.org/10.1109/iscas.2000.856397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.856397","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111500472","display_name":"Nikos D. Zervas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N.D. Zervas","raw_affiliation_strings":["VLSI Design Lab, Department of Elec & Computer Engineering, University of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design Lab, Department of Elec & Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847","observed_orcids":["https://orcid.org/0000-0002-6930-6847"]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Elec & Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Elec & Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020277934","display_name":"Spyros Theoharis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Theoharis","raw_affiliation_strings":["VLSI Design Lab, Department of Elec & Computer Engineering, University of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design Lab, Department of Elec & Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["VLSI Design Lab, Department of Elec & Computer Engineering, University of Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design Lab, Department of Elec & Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110036680","display_name":"A.T. Thanailakis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["VLSI Design and Testing Center, Department of Elec & Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Department of Elec & Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5024,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79309218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"589","last_page":"592"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7728999853134155,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7728999853134155,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.07810000330209732,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.045499999076128006,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-receiver","display_name":"digital receiver","score":0.8709999918937683},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.906000018119812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6420369148254395},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6367045640945435},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6316238045692444},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.5755802989006042},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.520765483379364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4196319282054901},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38989877700805664},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33715277910232544},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33583247661590576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.286545991897583},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2000.856397","doi":"https://doi.org/10.1109/iscas.2000.856397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2000.856397","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.28.4025","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.28.4025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ulysses.ee.duth.gr/staff/dsoudris/papers_file/iscas_2000_220.PDF","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W190556329","https://openalex.org/W1522951882","https://openalex.org/W1539883310","https://openalex.org/W1955770151","https://openalex.org/W2076608835","https://openalex.org/W2106446117","https://openalex.org/W2115283580","https://openalex.org/W2152938140","https://openalex.org/W2167109125","https://openalex.org/W2475556675","https://openalex.org/W2615428366","https://openalex.org/W3138612623","https://openalex.org/W4231968210"],"related_works":["https://openalex.org/W2021788031","https://openalex.org/W188713106","https://openalex.org/W2132079474","https://openalex.org/W2166571771","https://openalex.org/W1532891550","https://openalex.org/W1489509855","https://openalex.org/W1966534174","https://openalex.org/W2154562630","https://openalex.org/W2912863648","https://openalex.org/W6887488471"],"abstract_inverted_index":{"Power":[0,33],"management":[1,14,34],"is":[2,46,61,104],"a":[3,36,89,110],"low-power":[4],"technique":[5],"applicable":[6],"in":[7,85],"almost":[8],"all":[9],"design":[10,29],"levels.":[11],"Event-driven":[12],"power":[13,45,60],"has":[15],"been":[16],"applied":[17,26],"at":[18,30],"the":[19,31,42,53,57,64,67,71,74,92,101],"system-level.":[20],"The":[21,98],"same":[22],"concept":[23],"can":[24],"be":[25],"for":[27,70,91],"receiver":[28,80],"behavioral-level.":[32],"involves":[35],"trade-off":[37],"according":[38],"to":[39,87],"which,":[40],"on":[41,56,109],"one":[43],"hand,":[44,59],"decreased":[47],"by":[48,63,106],"shutting":[49],"down":[50],"parts":[51],"of":[52,66,73,95,100],"circuit,":[54],"but":[55],"other":[58],"increased":[62],"insertion":[65],"required":[68],"logic":[69],"generation":[72],"shutdown":[75],"signals.":[76],"In":[77],"this":[78,96],"paper,":[79],"context":[81],"characteristics":[82],"are":[83],"exploited":[84],"order":[86],"develop":[88],"methodology":[90,103],"behavioral-level":[93],"exploration":[94],"trade-off.":[97],"efficiency":[99],"proposed":[102],"proven":[105],"its":[107],"application":[108],"real-life":[111],"digital":[112],"DECT":[113],"receiver.":[114]},"counts_by_year":[],"updated_date":"2026-10-17T09:40:24.721904","created_date":"2016-06-24T00:00:00"}