{"id":"https://openalex.org/W2146018705","doi":"https://doi.org/10.1109/tvlsi.2004.840407","title":"A process-tolerant cache architecture for improved yield in nanoscale technologies","display_name":"A process-tolerant cache architecture for improved yield in nanoscale technologies","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2146018705","doi":"https://doi.org/10.1109/tvlsi.2004.840407","mag":"2146018705"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2004.840407","doi":"https://doi.org/10.1109/tvlsi.2004.840407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2004.840407","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346","observed_orcids":["https://orcid.org/0000-0002-4220-3346"]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Agarwal","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111972172","display_name":"Bipul C. Paul","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.C. Paul","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086","observed_orcids":["https://orcid.org/0000-0003-4237-3086"]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Mahmoodi","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":null,"display_name":"A. Datta","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Datta","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695","observed_orcids":["https://orcid.org/0000-0002-0735-9695"]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":14.7552,"has_fulltext":false,"cited_by_count":196,"citation_normalized_percentile":{"value":0.99308464,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":100},"biblio":{"volume":"13","issue":"1","first_page":"27","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9375,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9375,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.044199999421834946,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.00800000037997961,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.972000002861023},{"id":"https://openalex.org/keywords/sram","display_name":"SRAM","score":0.6600000262260437},{"id":"https://openalex.org/keywords/cache-architecture","display_name":"cache architecture","score":0.8109999895095825},{"id":"https://openalex.org/keywords/yield-improvement","display_name":"yield improvement","score":0.7540000081062317},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.7590000033378601},{"id":"https://openalex.org/keywords/l1-cache","display_name":"L1 cache","score":0.5809999704360962},{"id":"https://openalex.org/keywords/45-nm-technology","display_name":"45nm technology","score":0.7680000066757202},{"id":"https://openalex.org/keywords/threshold-voltage-variation","display_name":"threshold voltage variation","score":0.5450000166893005}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8231307864189148},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8002365827560425},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7627861499786377},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7287266254425049},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6366880536079407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6092742085456848},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6050695776939392},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5855293869972229},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4432283043861389},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25526970624923706},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.11228591203689575},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08207002282142639}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2004.840407","doi":"https://doi.org/10.1109/tvlsi.2004.840407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2004.840407","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.464.1670","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.464.1670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://userwww.sfsu.edu/mahmoodi/papers/paper_J6.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.651199996471405,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W1667165204","https://openalex.org/W1993715096","https://openalex.org/W1997117014","https://openalex.org/W2013129990","https://openalex.org/W2032094184","https://openalex.org/W2046245205","https://openalex.org/W2100394438","https://openalex.org/W2103184543","https://openalex.org/W2106780604","https://openalex.org/W2109824347","https://openalex.org/W2112727903","https://openalex.org/W2117076170","https://openalex.org/W2120017516","https://openalex.org/W2127315516","https://openalex.org/W2132663077","https://openalex.org/W2156716091","https://openalex.org/W2157130998","https://openalex.org/W2168101540","https://openalex.org/W2171662132","https://openalex.org/W2788962374","https://openalex.org/W2942228371","https://openalex.org/W4239314300"],"related_works":["https://openalex.org/W2145905230","https://openalex.org/W2144788518","https://openalex.org/W2079163915","https://openalex.org/W1971461102","https://openalex.org/W2056182065","https://openalex.org/W1992912817","https://openalex.org/W2118802635","https://openalex.org/W7095649027","https://openalex.org/W2182434422","https://openalex.org/W2098040113"],"abstract_inverted_index":{"Process":[0],"parameter":[1,28],"variations":[2,29,68],"are":[3,25,30,35,61],"expected":[4,36,62],"to":[5,37,63,67,132,154],"be":[6,38,64],"significantly":[7],"high":[8],"in":[9,32,41,47,58,69,85,128,161],"a":[10,53,59,91,138,162],"sub-50-nm":[11],"technology":[12,165],"regime,":[13],"which":[14],"can":[15,149],"severely":[16],"affect":[17],"the":[18,75,81,110,115,146],"yield,":[19],"unless":[20],"very":[21],"conservative":[22],"design":[23],"techniques":[24],"employed.":[26],"The":[27],"random":[31],"nature":[33],"and":[34,103,124],"more":[39],"pronounced":[40],"minimum":[42],"geometry":[43],"transistors":[44],"commonly":[45],"used":[46],"memories":[48],"such":[49,120],"as":[50,121],"SRAM.":[51],"Consequently,":[52],"large":[54],"number":[55],"of":[56,77],"cells":[57,106],"memory":[60],"faulty":[65,105],"due":[66,131],"different":[70,82],"process":[71,78,133],"parameters.":[72],"We":[73,88],"analyze":[74],"impact":[76],"variation":[79],"on":[80,137],"failure":[83],"mechanisms":[84],"SRAM":[86],"cells.":[87],"also":[89],"propose":[90],"process-tolerant":[92],"cache":[93,143],"architecture":[94],"suitable":[95],"for":[96],"high-performance":[97],"memory.":[98],"This":[99],"technique":[100,148],"dynamically":[101,108],"detects":[102],"replaces":[104],"by":[107],"resizing":[109],"cache.":[111],"It":[112],"surpasses":[113],"all":[114],"contemporary":[116],"fault":[117],"tolerant":[118],"schemes":[119],"row/column":[122],"redundancy":[123],"error-correcting":[125],"code":[126],"(ECC)":[127],"handling":[129],"failures":[130],"variation.":[134],"Experimental":[135],"results":[136],"64-K":[139],"direct":[140],"map":[141],"L1":[142],"show":[144],"that":[145],"proposed":[147],"achieve":[150],"94%":[151],"yield":[152,158],"compared":[153],"its":[155],"original":[156],"33%":[157],"(standard":[159],"cache)":[160],"45-nm":[163],"predictive":[164],"under":[166],"/spl":[167],"sigma//sub":[168,170],"Vt-inter/=/spl":[169],"Vt-intra/=30":[171],"mV.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":16},{"year":2013,"cited_by_count":16},{"year":2012,"cited_by_count":11}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2016-06-24T00:00:00"}