{"id":"https://openalex.org/W2145027596","doi":"https://doi.org/10.1109/4.364438","title":"An array processor for general purpose digital image compression","display_name":"An array processor for general purpose digital image compression","publication_year":1995,"publication_date":"1995-03-01","ids":{"openalex":"https://openalex.org/W2145027596","doi":"https://doi.org/10.1109/4.364438","mag":"2145027596"},"language":"en","primary_location":{"id":"doi:10.1109/4.364438","doi":"https://doi.org/10.1109/4.364438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.364438","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111616970","display_name":"R.B. Yates","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R.B. Yates","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#","institution_ids":["https://openalex.org/I91136226"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110020977","display_name":"N. A. Thacker","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"N.A. Thacker","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#","institution_ids":["https://openalex.org/I91136226"]}]},{"author_position":"middle","author":{"id":null,"display_name":"S.J. Evans","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.J. Evans","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#","institution_ids":["https://openalex.org/I91136226"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091142659","display_name":"Simon N. Walker","orcid":"https://orcid.org/0000-0002-4105-1547","observed_orcids":["https://orcid.org/0000-0002-4105-1547"]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.N. Walker","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#","institution_ids":["https://openalex.org/I91136226"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058630818","display_name":"Peter A. Ivey","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.A. Ivey","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Sheffield Univ., UK#TAB#","institution_ids":["https://openalex.org/I91136226"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91136226"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.558,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8138587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":"3","first_page":"244","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9535999894142151,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9535999894142151,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.013700000010430813,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.006000000052154064,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-compression","display_name":"image compression","score":0.9070000052452087},{"id":"https://openalex.org/keywords/vlsi-processor","display_name":"VLSI processor","score":0.8849999904632568},{"id":"https://openalex.org/keywords/array-processors","display_name":"array processors","score":0.8679999709129333},{"id":"https://openalex.org/keywords/general-purpose-processors","display_name":"general-purpose processors","score":0.6980000138282776},{"id":"https://openalex.org/keywords/cmos-implementation","display_name":"CMOS implementation","score":0.7889999747276306},{"id":"https://openalex.org/keywords/bandwidth-compression","display_name":"bandwidth reduction","score":0.5329999923706055},{"id":"https://openalex.org/keywords/instruction-cache","display_name":"instruction cache","score":0.6570000052452087},{"id":"https://openalex.org/keywords/digital-image-processing-hardware","display_name":"digital image processing hardware","score":0.4480000138282776}],"concepts":[{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.7666789293289185},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6938391327857971},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6891242265701294},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5771620869636536},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5681787729263306},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.560451865196228},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5175784826278687},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4854191243648529},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.47136226296424866},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.42111819982528687},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.40758898854255676},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3598055839538574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31726059317588806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2761017084121704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16291528940200806},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15744677186012268},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10546126961708069}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.364438","doi":"https://doi.org/10.1109/4.364438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.364438","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W41746303","https://openalex.org/W1965082421","https://openalex.org/W1985031386","https://openalex.org/W2003588329","https://openalex.org/W2034105237","https://openalex.org/W2111391192","https://openalex.org/W2127438288","https://openalex.org/W2150853874","https://openalex.org/W2165664822","https://openalex.org/W4247484232"],"related_works":["https://openalex.org/W2167073864","https://openalex.org/W2099946714","https://openalex.org/W970045674","https://openalex.org/W2013727817","https://openalex.org/W1964363775","https://openalex.org/W2157955281","https://openalex.org/W2157068079","https://openalex.org/W1481674203","https://openalex.org/W140207304","https://openalex.org/W2117875808"],"abstract_inverted_index":{"A":[0],"new":[1],"VLSI":[2],"processor":[3],"(DIP":[4],"chip)":[5],"for":[6,81,113],"image":[7,27,83],"compression":[8,28],"is":[9,21,88,124],"presented":[10],"which":[11],"combines":[12],"principles":[13],"of":[14,60,92,98],"multipipeline":[15],"and":[16,30,85],"array":[17,101],"processing.":[18],"The":[19,39,95],"device":[20],"not":[22],"specific":[23],"to":[24,73,105],"any":[25],"one":[26],"algorithm":[29],"can":[31],"be":[32],"regarded":[33],"as":[34],"a":[35,45,51,114],"general":[36],"purpose":[37],"processor.":[38],"chip":[40],"has":[41],"been":[42],"implemented":[43],"using":[44],"CMOS":[46],"1.0-/spl":[47],"mu/m":[48],"process":[49],"on":[50,69],"14.4/spl":[52],"times/13.5-mm/sup":[53],"2/":[54],"die.":[55],"An":[56],"internal":[57],"clock":[58,102,108,122],"frequency":[59,103,109],"40":[61],"MHz":[62],"results":[63],"in":[64],"1.2/spl":[65],"times/10/sup":[66],"9/":[67],"operations/s":[68],"8-bit":[70],"data.":[71],"Solutions":[72],"problems":[74],"associated":[75],"with":[76],"the":[77,89,93,100,106,111],"large":[78,115],"bandwidth":[79],"required,":[80],"both":[82],"data":[84],"instruction":[86,117],"streams,":[87],"main":[90],"aim":[91],"paper.":[94],"necessary":[96],"problem":[97],"increasing":[99],"relative":[104],"input/output":[107],"without":[110],"need":[112],"on-chip":[116],"cache":[118],"or":[119],"fast":[120],"external":[121],"speeds":[123],"also":[125],"addressed.>":[126]},"counts_by_year":[],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2016-06-24T00:00:00"}