{"id":"https://openalex.org/W2144512449","doi":null,"title":"A systematic methodology to compute the architectural vulnerability factors for a high performance microprocessor","display_name":"A systematic methodology to compute the architectural vulnerability factors for a high performance microprocessor","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2144512449","mag":"2144512449"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.179.230","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.179.230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087813577","display_name":"Shubhendu S. Mukherjee","orcid":"https://orcid.org/0000-0002-2750-5071","observed_orcids":["https://orcid.org/0000-0002-2750-5071"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shubhendu S. Mukherjee","raw_affiliation_strings":["VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111955421","display_name":"Christopher T. Weaver","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Weaver","raw_affiliation_strings":["VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":"https://orcid.org/0000-0002-3459-5466","observed_orcids":["https://orcid.org/0000-0002-3459-5466"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109010789","display_name":"Steven K. Reinhardt","orcid":"https://orcid.org/0000-0002-2479-0030","observed_orcids":["https://orcid.org/0000-0002-2479-0030"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven K. Reinhardt","raw_affiliation_strings":["VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD,MMDC,Intel Corporation, 334 South Street.Shrewsbury,Massachusetts, Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113456715","display_name":"Todd M. Austin","orcid":"https://orcid.org/0000-0002-0181-0852","observed_orcids":["https://orcid.org/0000-0002-0181-0852","https://orcid.org/0000-0003-0717-3759"]},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Todd Austin","raw_affiliation_strings":["Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Lab, EECS Department,University of Michigan, 1301 Beal Avenue,Ann Arbor,MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":30.1165,"has_fulltext":false,"cited_by_count":841,"citation_normalized_percentile":{"value":0.99836251,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":100},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/single-event-upset","display_name":"single event upset","score":0.8799999952316284},{"id":"https://openalex.org/keywords/transient-faults","display_name":"transient faults","score":0.800000011920929},{"id":"https://openalex.org/keywords/architectural-vulnerability-factor","display_name":"architectural vulnerability factor","score":0.8539999723434448},{"id":"https://openalex.org/keywords/microprocessor-reliability","display_name":"microprocessor reliability","score":0.7879999876022339},{"id":"https://openalex.org/keywords/instruction-queue","display_name":"instruction queue","score":0.9240000247955322},{"id":"https://openalex.org/keywords/execution-units","display_name":"execution units","score":0.6290000081062317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7813329100608826},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6788128614425659},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6777461171150208},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6381912231445312},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6303951740264893},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.623784065246582},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5800735354423523},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4760170578956604},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.45569199323654175},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.42629826068878174},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4239409863948822},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42076951265335083},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4201539158821106},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36925065517425537},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3623136878013611},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34053850173950195},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.22470223903656006},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20925498008728027},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1375041902065277},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12272432446479797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09416958689689636},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09404763579368591},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.179.230","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.179.230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.62.3314","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.62.3314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.microarch.org/micro36/html/pdf/weaver-SystematicMethod.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.73.8654","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.8654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~stever/pubs/micro03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W175437267","https://openalex.org/W1554130893","https://openalex.org/W1819167510","https://openalex.org/W1864485850","https://openalex.org/W1967835393","https://openalex.org/W2033346530","https://openalex.org/W2050431855","https://openalex.org/W2097117297","https://openalex.org/W2102480715","https://openalex.org/W2102863623","https://openalex.org/W2116059696","https://openalex.org/W2116097016","https://openalex.org/W2124438715","https://openalex.org/W2124536119","https://openalex.org/W2129750565","https://openalex.org/W2130653499","https://openalex.org/W2140351961","https://openalex.org/W2145064068","https://openalex.org/W2151345654","https://openalex.org/W2151845324","https://openalex.org/W2153456949","https://openalex.org/W2166474486","https://openalex.org/W2169213530","https://openalex.org/W3156377948","https://openalex.org/W4236928334"],"related_works":["https://openalex.org/W2122224409","https://openalex.org/W1658285906","https://openalex.org/W2091938353","https://openalex.org/W7095436972","https://openalex.org/W3141208217","https://openalex.org/W1967468512","https://openalex.org/W4296079325","https://openalex.org/W6989377447","https://openalex.org/W2053608561","https://openalex.org/W2253109415"],"abstract_inverted_index":{"Single-event":[0],"upsets":[1],"from":[2],"particle":[3],"strikes":[4],"have":[5],"become":[6],"a":[7,24,43,74,79,89,152,161],"key":[8,50],"challenge":[9],"in":[10,64,73,91,97,150],"microprocessor":[11],"design.":[12],"Techniques":[13],"to":[14,35,166,171],"deal":[15],"with":[16],"these":[17,47,172],"transient":[18],"faults":[19,59],"exist,":[20],"but":[21],"come":[22],"at":[23],"cost.":[25],"Designers":[26],"clearly":[27],"require":[28],"accurate":[29],"estimates":[30],"of":[31,52,107,125,182,200],"processor":[32,164],"error":[33,72,102,110],"rates":[34],"make":[36],"appropriate":[37],"cost/reliability":[38],"trade-offs.":[39],"This":[40,178],"paper":[41],"describes":[42],"method":[44],"for":[45,188],"generating":[46,174],"estimates.":[48,177],"A":[49,100],"aspect":[51],"this":[53],"analysis":[54,179],"is":[55,104],"that":[56,88,92],"some":[57],"single-bit":[58],"(such":[60],"as":[61,85,112,129,142],"those":[62],"occurring":[63],"the":[65,86,105,120,130,189,201],"branch":[66],"predictor)":[67],"will":[68,95,154],"not":[69,155],"produce":[70],"an":[71,98],"program's":[75],"output.":[76],"We":[77,137,159],"define":[78],"structure's":[80,101],"architectural":[81],"vulnerability":[82],"factor":[83],"(AVF)":[84],"probability":[87],"fault":[90,153],"particular":[93],"structure":[94],"result":[96],"error.":[99],"rate":[103],"product":[106],"its":[108],"raw":[109],"rate,":[111],"determined":[113],"by":[114],"process":[115],"and":[116,119,147,185,192],"circuit":[117],"technology,":[118],"AVF.":[121],"Unfortunately,":[122],"computing":[123],"AVFs":[124,181],"complex":[126],"structures,":[127],"such":[128,141],"instruction":[131,190],"queue,":[132],"can":[133],"be":[134],"quite":[135],"involved.":[136],"identify":[138],"numerous":[139],"cases,":[140,173],"prefetches,":[143],"dynamically":[144],"dead":[145],"code,":[146],"wrong-path":[148],"instructions,":[149],"which":[151],"affect":[156],"correct":[157],"execution.":[158],"instrument":[160],"detailed":[162],"IA64":[163],"simulator":[165],"map":[167],"bit-level":[168],"microarchitectural":[169],"state":[170],"per-structure":[175],"AVF":[176],"shows":[180],"28":[183],"%":[184,187],"9":[186],"queue":[191],"execution":[193],"units,":[194],"respectively,":[195],"averaged":[196],"across":[197],"dynamic":[198],"sections":[199],"entire":[202],"CPU2000":[203],"benchmark":[204],"suite.":[205],"1.":[206]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":23},{"year":2020,"cited_by_count":31},{"year":2019,"cited_by_count":52},{"year":2018,"cited_by_count":43},{"year":2017,"cited_by_count":52},{"year":2016,"cited_by_count":56},{"year":2015,"cited_by_count":55},{"year":2014,"cited_by_count":50},{"year":2013,"cited_by_count":57},{"year":2012,"cited_by_count":57}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}