{"id":"https://openalex.org/W2144196852","doi":"https://doi.org/10.1145/996566.996801","title":"Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era","display_name":"Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era","publication_year":2004,"publication_date":"2004-06-07","ids":{"openalex":"https://openalex.org/W2144196852","doi":"https://doi.org/10.1145/996566.996801","mag":"2144196852"},"language":"en","primary_location":{"id":"doi:10.1145/996566.996801","doi":"https://doi.org/10.1145/996566.996801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/996566.996801","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st annual Design Automation Conference","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Anirban Basu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anirban Basu","raw_affiliation_strings":["University of California, Santa Barbara, CA","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102143883","display_name":"Sheng\u2010Chih Lin","orcid":"https://orcid.org/0000-0003-4067-0175","observed_orcids":["https://orcid.org/0000-0003-4067-0175"]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheng-Chih Lin","raw_affiliation_strings":["University of California, Santa Barbara, CA","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039845740","display_name":"Vineet Wason","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vineet Wason","raw_affiliation_strings":["University of California, Santa Barbara, CA","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110736159","display_name":"Amit P. Mehrotra","orcid":"https://orcid.org/0009-0008-6758-3294","observed_orcids":["https://orcid.org/0009-0008-6758-3294"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Amit Mehrotra","raw_affiliation_strings":["Berkeley Design Automation Inc., Santa Clara, CA","Berkeley Design Automation Inc., Santa Clara, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Design Automation Inc., Santa Clara, CA","institution_ids":[]},{"raw_affiliation_string":"Berkeley Design Automation Inc., Santa Clara, CA#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075851236","display_name":"Kaustav Banerjee","orcid":"https://orcid.org/0000-0001-5344-0921","observed_orcids":["https://orcid.org/0000-0001-5344-0921"]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaustav Banerjee","raw_affiliation_strings":["University of California, Santa Barbara, CA","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.3801,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.99064632,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"884","last_page":"887"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/supply-voltage-optimization","display_name":"supply voltage optimization","score":0.7829999923706055},{"id":"https://openalex.org/keywords/threshold-voltage-optimization","display_name":"threshold voltage optimization","score":0.9959999918937683},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.7599999904632568},{"id":"https://openalex.org/keywords/electrothermal-coupling","display_name":"electro-thermal coupling","score":0.9559999704360962},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.949999988079071},{"id":"https://openalex.org/keywords/low-power-circuits","display_name":"low-power circuits","score":0.6079999804496765},{"id":"https://openalex.org/keywords/high-performance-circuits","display_name":"high-performance circuits","score":0.8669999837875366},{"id":"https://openalex.org/keywords/nanometer-cmos","display_name":"nanometer CMOS","score":0.8529999852180481},{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.8510000109672546},{"id":"https://openalex.org/keywords/die-temperature","display_name":"die temperature","score":0.7739999890327454},{"id":"https://openalex.org/keywords/operating-frequency","display_name":"operating frequency","score":0.6179999709129333}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7757374048233032},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6754000186920166},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5879537463188171},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5714057683944702},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5654414296150208},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.55617356300354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5531969666481018},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4367560148239136},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42899176478385925},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4248577356338501},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28238245844841003},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23295319080352783},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15289732813835144},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/996566.996801","doi":"https://doi.org/10.1145/996566.996801","is_oa":false,"landing_page_url":"https://doi.org/10.1145/996566.996801","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1486063756","https://openalex.org/W1661368752","https://openalex.org/W2037921569","https://openalex.org/W2075059680","https://openalex.org/W2099760741","https://openalex.org/W2103684670","https://openalex.org/W2117648153","https://openalex.org/W2124827086","https://openalex.org/W2134067926","https://openalex.org/W2138093253","https://openalex.org/W2149009819","https://openalex.org/W2543182634","https://openalex.org/W4210341450"],"related_works":["https://openalex.org/W7098595878","https://openalex.org/W2148558022","https://openalex.org/W2103223612","https://openalex.org/W2139791192","https://openalex.org/W2078835261","https://openalex.org/W2037921569","https://openalex.org/W1494870290","https://openalex.org/W2149009819","https://openalex.org/W3162851648","https://openalex.org/W2159974434"],"abstract_inverted_index":{"Electrothermal":[0],"couplings":[1],"between":[2],"supply":[3,25],"voltage,":[4],"operating":[5],"frequency,":[6],"power":[7,92],"dissipation":[8],"and":[9,27],"die":[10],"temperature":[11],"have":[12],"been":[13,84],"shown":[14,85],"to":[15,69,86],"significantly":[16],"impact":[17],"the":[18,34,37,64,67,74,78],"energy-delay-product":[19],"(EDP)":[20],"based":[21],"simultaneous":[22],"optimization":[23,44,62,82],"of":[24,39,66,80],"(Vdd)":[26],"threshold":[28],"(Vth)":[29],"voltages.":[30],"We":[31],"present":[32],"for":[33],"first":[35],"time,":[36],"implications":[38],"an":[40],"electrothermally":[41],"aware":[42],"EDP":[43,60],"on":[45],"circuit":[46,68],"operation":[47,65],"in":[48,73,90],"leakage":[49,91],"dominant":[50],"nanometer":[51],"scale":[52],"CMOS":[53],"technologies.":[54],"It":[55],"is":[56],"demonstrated":[57],"that":[58],"electrothermal":[59],"(EEDP)":[61],"restricts":[63],"a":[70],"certain":[71],"region":[72],"Vdd-Vth":[75],"plane.":[76],"Also,":[77],"significance":[79],"EEDP":[81],"has":[83],"increase":[87,89],"with":[88],"and/or":[93],"process":[94],"variations.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}