{"id":"https://openalex.org/W2143016180","doi":"https://doi.org/10.1109/43.59073","title":"Unconstrained via minimization for topological multilayer routing","display_name":"Unconstrained via minimization for topological multilayer routing","publication_year":1990,"publication_date":"1990-01-01","ids":{"openalex":"https://openalex.org/W2143016180","doi":"https://doi.org/10.1109/43.59073","mag":"2143016180"},"language":"en","primary_location":{"id":"doi:10.1109/43.59073","doi":"https://doi.org/10.1109/43.59073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.59073","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068222606","display_name":"Matthias F. M. Stallmann","orcid":"https://orcid.org/0000-0003-1199-156X","observed_orcids":["https://orcid.org/0000-0003-1199-156X"]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Stallmann","raw_affiliation_strings":["Department of Computer Science, North Carolina State University, Raleigh, NC, USA","[North Carolina State Univ., Raleigh, NC, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[North Carolina State Univ., Raleigh, NC, USA]","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Hughes","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Hughes","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","[North Carolina State Univ., Raleigh, NC, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[North Carolina State Univ., Raleigh, NC, USA]","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009313373","display_name":"Wentai Liu","orcid":"https://orcid.org/0000-0002-9845-8743","observed_orcids":["https://orcid.org/0000-0002-9845-8743"]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","[North Carolina State Univ., Raleigh, NC, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[North Carolina State Univ., Raleigh, NC, USA]","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.9129,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.85694611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":"9","first_page":"970","last_page":"980"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/via-minimization","display_name":"via minimization","score":0.9900000095367432},{"id":"https://openalex.org/keywords/topological-routing","display_name":"topological routing","score":0.7630000114440918},{"id":"https://openalex.org/keywords/switchbox-routing","display_name":"switchbox routing","score":0.8790000081062317},{"id":"https://openalex.org/keywords/vlsi-routing","display_name":"VLSI routing","score":0.7419999837875366},{"id":"https://openalex.org/keywords/printed-circuit-board-routing","display_name":"printed circuit board routing","score":0.8299999833106995},{"id":"https://openalex.org/keywords/np-hardness","display_name":"NP-hardness","score":0.8790000081062317},{"id":"https://openalex.org/keywords/polynomial-time-algorithms","display_name":"polynomial-time algorithms","score":0.703000009059906}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7375103831291199},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6725354194641113},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5861967206001282},{"id":"https://openalex.org/C64543145","wikidata":"https://www.wikidata.org/wiki/Q162942","display_name":"Intersection (aeronautics)","level":2,"score":0.5693516135215759},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5138554573059082},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.49430155754089355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4833028316497803},{"id":"https://openalex.org/C2780813799","wikidata":"https://www.wikidata.org/wiki/Q3274237","display_name":"Zero (linguistics)","level":2,"score":0.4664188325405121},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3604455590248108},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.24519073963165283},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19632026553153992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16749092936515808},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1602415144443512},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.07926267385482788},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/43.59073","doi":"https://doi.org/10.1109/43.59073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.59073","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6773999929428101,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W45625111","https://openalex.org/W1490033075","https://openalex.org/W1528576237","https://openalex.org/W1529772245","https://openalex.org/W1948542773","https://openalex.org/W1973921215","https://openalex.org/W1978838869","https://openalex.org/W1979569488","https://openalex.org/W1987980734","https://openalex.org/W2009396243","https://openalex.org/W2025740075","https://openalex.org/W2031911582","https://openalex.org/W2031967239","https://openalex.org/W2040996538","https://openalex.org/W2042482238","https://openalex.org/W2045027193","https://openalex.org/W2064683553","https://openalex.org/W2094671757","https://openalex.org/W2095065083","https://openalex.org/W2097774291","https://openalex.org/W2100366504","https://openalex.org/W2104499231","https://openalex.org/W2120542406","https://openalex.org/W2140411614","https://openalex.org/W2157798124","https://openalex.org/W2170359320","https://openalex.org/W2399413425","https://openalex.org/W2401610261","https://openalex.org/W4237428078","https://openalex.org/W4237808503","https://openalex.org/W4248464888","https://openalex.org/W4249446840","https://openalex.org/W6631624675"],"related_works":["https://openalex.org/W2132936206","https://openalex.org/W2161534792","https://openalex.org/W2352797734","https://openalex.org/W2170359320","https://openalex.org/W1529772245","https://openalex.org/W2110252621","https://openalex.org/W2025740075","https://openalex.org/W2127720526","https://openalex.org/W2187539746","https://openalex.org/W1982824242"],"abstract_inverted_index":{"A":[0],"theoretical":[1],"study":[2],"which":[3],"allows":[4],"determination":[5],"of":[6,10,32,87,100,118,120,129,134],"the":[7,95,115,127],"minimum":[8,132],"number":[9,117,128,133],"vias":[11,68,135],"for":[12,136],"realizable":[13],"multilayer":[14,40],"channel":[15,43,104,140],"routing":[16,55,105,141],"under":[17,34],"a":[18,30,79,121],"topological":[19],"model":[20],"is":[21,25,56,75,114,126],"presented.":[22],"The":[23,131],"theory":[24],"sufficiently":[26],"general":[27],"to":[28,78,91,106],"solve":[29],"variety":[31],"problems":[33],"different":[35],"technological":[36],"constraints,":[37],"e.g.":[38],"VLSI":[39],"switchbox":[41,102,138],"and":[42,51,66,124,139],"routing,":[44],"through-hole":[45],"printed":[46],"circuit":[47],"board":[48],"(PCB)":[49],"channels,":[50],"single-layer":[52],"routing.":[53],"Topological":[54],"concerned":[57],"with":[58],"wire":[59],"intersection":[60],"but":[61,94],"not":[62,76],"area,":[63],"zero-width":[64],"wires":[65],"zero-area":[67],"being":[69],"assumed.":[70],"Unconstrained":[71],"via":[72],"minimization":[73],"(UVM)":[74],"constrained":[77],"prerouted":[80],"topology.":[81],"This":[82],"paper":[83],"presents":[84],"restrictive":[85],"cases":[86],"UVM,":[88],"finding":[89],"most":[90],"be":[92,107],"NP-hard,":[93],"case":[96],"resulting":[97],"from":[98],"constraints":[99],"traditional":[101],"or":[103],"solvable":[108],"in":[109],"O(kn/sup":[110],"2/),":[111],"where":[112],"k":[113],"maximum":[116],"pins":[119],"net":[122],"layer":[123],"n":[125],"pins.":[130],"various":[137],"benchmarks":[142],"are":[143],"reported.>":[144]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-11-03T10:50:19.383937","created_date":"2016-06-24T00:00:00"}