{"id":"https://openalex.org/W2142139882","doi":"https://doi.org/10.1109/isvlsi.2003.1183488","title":"Dynamic coding technique for low-power data bus","display_name":"Dynamic coding technique for low-power data bus","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2142139882","doi":"https://doi.org/10.1109/isvlsi.2003.1183488","mag":"2142139882"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2003.1183488","doi":"https://doi.org/10.1109/isvlsi.2003.1183488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183488","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001143341","display_name":"Madhu Mutyam","orcid":"https://orcid.org/0000-0003-1638-4195","observed_orcids":["https://orcid.org/0000-0003-1638-4195"]},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Madhu","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":null,"display_name":"V.S. Murty","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.S. Murty","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010004459","display_name":"Veezhinathan Kamakoti","orcid":"https://orcid.org/0000-0003-2332-8538","observed_orcids":["https://orcid.org/0000-0003-2332-8538"]},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":3.1395,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.92383182,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"252","last_page":"253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8309999704360962},{"id":"https://openalex.org/keywords/data-bus","display_name":"data bus","score":0.9549999833106995},{"id":"https://openalex.org/keywords/switching-activity-reduction","display_name":"switching activity reduction","score":0.8050000071525574},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.625}],"concepts":[{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.7402021884918213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6895410418510437},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.5142216682434082},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4816919267177582},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.46714967489242554},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44257956743240356},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43040731549263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3689282536506653},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34130245447158813},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08018842339515686},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isvlsi.2003.1183488","doi":"https://doi.org/10.1109/isvlsi.2003.1183488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183488","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.3040","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.3040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/isvlsi/2003/1904/00/19040252.pdf","raw_type":"text"},{"id":"mag:1570452039","doi":null,"is_oa":false,"landing_page_url":"https://dl.acm.org/citation.cfm?id=851035.856421","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4943999946117401}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2124261375","https://openalex.org/W2144493049","https://openalex.org/W2165072326","https://openalex.org/W4247998816"],"related_works":["https://openalex.org/W2363697823","https://openalex.org/W2184300019","https://openalex.org/W7097262525","https://openalex.org/W2187272189","https://openalex.org/W2125605092","https://openalex.org/W2537599288","https://openalex.org/W1502181643","https://openalex.org/W1847448858","https://openalex.org/W2941557050","https://openalex.org/W2110113956"],"abstract_inverted_index":{"Designing":[0],"chips":[1],"for":[2,43,64],"lower":[3],"power":[4,20,33],"applications":[5],"is":[6,28],"one":[7],"of":[8,25,32,74,82,96],"the":[9,15,19,60,75,83,93],"most":[10],"important":[11],"challenges":[12],"faced":[13],"by":[14,22],"VLSI":[16],"designers.":[17],"Since":[18],"consumed":[21],"I/O":[23],"pins":[24],"a":[26,29,55,80],"CPU":[27],"significant":[30],"source":[31],"consumption,":[34],"work":[35],"has":[36],"been":[37],"done":[38],"on":[39,47],"developing":[40],"encoding":[41],"schemes":[42],"reducing":[44],"switching":[45],"activity":[46],"external":[48],"buses.":[49],"In":[50],"this":[51],"paper":[52],"we":[53],"propose":[54],"new":[56],"coding":[57],"technique,":[58],"namely,":[59],"Dynamic":[61],"Coding":[62],"Scheme,":[63],"low-power":[65],"data":[66],"bus.":[67],"Our":[68],"method":[69],"considers":[70],"two":[71],"logical":[72],"groupings":[73],"bus":[76,84],"lines,":[77,85],"each":[78],"being":[79],"permutation":[81],"and":[86],"dynamically":[87],"selects":[88],"that":[89],"grouping":[90],"which":[91],"yields":[92],"minimum":[94],"number":[95],"transitions.":[97]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}