{"id":"https://openalex.org/W2141564458","doi":"https://doi.org/10.1109/ivc.1998.660684","title":"Tools for rapid construction of VHDL performance models for DSP systems","display_name":"Tools for rapid construction of VHDL performance models for DSP systems","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W2141564458","doi":"https://doi.org/10.1109/ivc.1998.660684","mag":"2141564458"},"language":"en","primary_location":{"id":"doi:10.1109/ivc.1998.660684","doi":"https://doi.org/10.1109/ivc.1998.660684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ivc.1998.660684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Verilog HDL Conference and VHDL International Users Forum","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021488638","display_name":"F.G. Gray","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.G. Gray","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110454229","display_name":"Geoffrey A. Frank","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I180297670","display_name":"RTI International","ror":"https://ror.org/052tfza37","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I137902535","https://openalex.org/I170897317","https://openalex.org/I180297670"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.A. Frank","raw_affiliation_strings":["Center for Digital Systems Engineering, Research and Triangle Institute, El Paso, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Digital Systems Engineering, Research and Triangle Institute, El Paso, TX, USA","institution_ids":["https://openalex.org/I180297670"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081198825","display_name":"Dirk Ziegenbein","orcid":"https://orcid.org/0000-0002-8676-0048","observed_orcids":["https://orcid.org/0000-0002-8676-0048"]},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"D. Ziegenbein","raw_affiliation_strings":["Institute of Computer Engineering, Technical University of Braunschweig, Brunswick, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073421497","display_name":"Sesha Narasimha Venkata Ramana Vuppala","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Vuppala","raw_affiliation_strings":["Hughes Network Systems, Inc., Germantown, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hughes Network Systems, Inc., Germantown, MD, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"P. Balasubramanian","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Balasubramanian","raw_affiliation_strings":["Intel Corporation, Beaverton, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Beaverton, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19386443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.00570000009611249,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.003000000026077032,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing-systems","display_name":"digital signal processing systems","score":0.753000020980835},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"design space exploration","score":0.9100000262260437},{"id":"https://openalex.org/keywords/hardware-software-co-design","display_name":"hardware-software co-design","score":0.5099999904632568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8051748275756836},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8049793839454651},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6629735231399536},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6078209280967712},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.542809784412384},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5378135442733765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5357075929641724},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5334109663963318},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.48545366525650024},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.4824157953262329},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4725712835788727},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3015415668487549},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20442160964012146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18397974967956543},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ivc.1998.660684","doi":"https://doi.org/10.1109/ivc.1998.660684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ivc.1998.660684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Verilog HDL Conference and VHDL International Users Forum","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2106522841","https://openalex.org/W2109003474","https://openalex.org/W2481604603"],"related_works":["https://openalex.org/W1586741485","https://openalex.org/W2357636087","https://openalex.org/W2070083638","https://openalex.org/W2543386576","https://openalex.org/W1576549604","https://openalex.org/W3021694037","https://openalex.org/W2091509145","https://openalex.org/W2096642685","https://openalex.org/W2536306358","https://openalex.org/W2127358384"],"abstract_inverted_index":{"This":[0,43],"paper":[1,44],"describes":[2,45],"a":[3],"set":[4],"of":[5,20,29,35],"tools":[6,31,53],"that":[7,16,50],"were":[8],"jointly":[9],"developed":[10],"by":[11],"RTI":[12],"and":[13],"Virginia":[14],"Tech":[15],"semi-automates":[17],"the":[18],"process":[19],"constructing":[21],"VHDL":[22],"performance":[23],"models":[24],"for":[25],"DSP":[26],"applications.":[27],"Use":[28],"these":[30],"allows":[32],"rapid":[33],"evaluation":[34],"larger":[36],"design":[37],"spaces":[38],"than":[39],"was":[40],"previously":[41],"feasible.":[42],"an":[46],"architecture":[47],"tradeoff":[48],"environment":[49],"integrates":[51],"our":[52],"with":[54],"several":[55],"commercial":[56],"tools.":[57]},"counts_by_year":[],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2025-10-10T00:00:00"}