{"id":"https://openalex.org/W2140591466","doi":"https://doi.org/10.1109/4.340416","title":"A fully asynchronous low-power error corrector for the DCC player","display_name":"A fully asynchronous low-power error corrector for the DCC player","publication_year":1994,"publication_date":"1994-01-01","ids":{"openalex":"https://openalex.org/W2140591466","doi":"https://doi.org/10.1109/4.340416","mag":"2140591466"},"language":"en","primary_location":{"id":"doi:10.1109/4.340416","doi":"https://doi.org/10.1109/4.340416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.340416","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030371220","display_name":"Kees van Berkel","orcid":"https://orcid.org/0000-0002-5246-1824","observed_orcids":["https://orcid.org/0000-0002-5246-1824"]},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I4210163196","display_name":"Signify (Netherlands)","ror":"https://ror.org/0532vdr17","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210163196"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"K. Van Berkel","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849","https://openalex.org/I4210163196"]}]},{"author_position":"middle","author":{"id":null,"display_name":"R. Burgess","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I4210163196","display_name":"Signify (Netherlands)","ror":"https://ror.org/0532vdr17","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210163196"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. Burgess","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849","https://openalex.org/I4210163196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060573836","display_name":"Joep L. W. Kessels","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I4210163196","display_name":"Signify (Netherlands)","ror":"https://ror.org/0532vdr17","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210163196"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"J.L.W. Kessels","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849","https://openalex.org/I4210163196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086576969","display_name":"A. Peeters","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. Peeters","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands","Department of Mathematics and Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Department of Mathematics and Computer Science","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083773051","display_name":"Marly Roncken","orcid":"https://orcid.org/0000-0002-3703-3856","observed_orcids":["https://orcid.org/0000-0002-3703-3856"]},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I4210163196","display_name":"Signify (Netherlands)","ror":"https://ror.org/0532vdr17","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210163196"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. Roncken","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849","https://openalex.org/I4210163196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013490671","display_name":"F. Schalij","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I4210163196","display_name":"Signify (Netherlands)","ror":"https://ror.org/0532vdr17","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210163196"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"F. Schalij","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849","https://openalex.org/I4210163196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":3.8347,"has_fulltext":false,"cited_by_count":81,"citation_normalized_percentile":{"value":0.9352611,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":"29","issue":"12","first_page":"1429","last_page":"1439"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9243000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9243000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.06589999794960022,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.8569999933242798},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.593999981880188},{"id":"https://openalex.org/keywords/delay-insensitivity","display_name":"delay insensitivity","score":0.7080000042915344},{"id":"https://openalex.org/keywords/testability","display_name":"testability","score":0.6679999828338623},{"id":"https://openalex.org/keywords/digital-music-players","display_name":"digital music players","score":0.46799999475479126}],"concepts":[{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.991912305355072},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.913555383682251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6884267330169678},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5565699934959412},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42994749546051025},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4163486361503601},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3571380376815796},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32941025495529175},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16680139303207397},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14218544960021973},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1393597424030304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13465651869773865},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1285233199596405},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":9,"locations":[{"id":"doi:10.1109/4.340416","doi":"https://doi.org/10.1109/4.340416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.340416","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/9c20f109-7890-425f-a21a-b49b74fe0cff","doi":null,"is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/9c20f109-7890-425f-a21a-b49b74fe0cff","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Berkel, van, C H, Burgess, R T D, Kessels, J L W, Peeters, A M G, Roncken, M & Schalij, F D 1994, 'A fully asynchronous low-power error corrector for the DCC player', IEEE Journal of Solid-State Circuits, vol. 29, no. 12, pp. 1429-1439. https://doi.org/10.1109/4.340416","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:683266","doi":null,"is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=683266","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9200","raw_type":"Article / Letter to the editor"},{"id":"pmh:714779","doi":null,"is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=714779","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:683266","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/683266","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0018-9200","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:714779","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/714779","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:library.tue.nl:683266","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/683266","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits IEEE Journal of Solid-State Circuits IEEE Journal of Solid-State Circuits, 29(12), 1429","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:library.tue.nl:714779","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/714779","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/other"},{"id":"pmh:tue:oai:pure.tue.nl:publications/9c20f109-7890-425f-a21a-b49b74fe0cff","doi":null,"is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/9c20f109-7890-425f-a21a-b49b74fe0cff","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits, 29(12), 1429 - 1439. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321010","display_name":"Universiteit Utrecht","ror":"https://ror.org/04pp8hn57"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W128730523","https://openalex.org/W1490487924","https://openalex.org/W1504147341","https://openalex.org/W1514444429","https://openalex.org/W1585465727","https://openalex.org/W1590807964","https://openalex.org/W1666015432","https://openalex.org/W1765538419","https://openalex.org/W1821179458","https://openalex.org/W1829133288","https://openalex.org/W1871093416","https://openalex.org/W1999082644","https://openalex.org/W2073076521","https://openalex.org/W2145277443","https://openalex.org/W2145973680","https://openalex.org/W2148258512","https://openalex.org/W2148903683","https://openalex.org/W2168946234","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W1590535432","https://openalex.org/W2145277443","https://openalex.org/W2096161470","https://openalex.org/W2104073138","https://openalex.org/W2115557582","https://openalex.org/W3143050471","https://openalex.org/W3135126704","https://openalex.org/W2137541450","https://openalex.org/W3151011186","https://openalex.org/W1885430570"],"abstract_inverted_index":{"A":[0],"fully":[1,91],"asynchronous":[2,74],"implementation":[3],"of":[4,22,43,73,80],"a":[5,20,44,77],"complete":[6],"DCC":[7],"error":[8],"corrector":[9,47],"is":[10,27,56],"presented":[11],"that":[12,69],"consumes":[13],"10":[14],"mW":[15],"at":[16,83],"5":[17],"V,":[18],"only":[19],"fifth":[21],"its":[23],"synchronous":[24],"counterpart,":[25],"This":[26],"achieved":[28],"by":[29,40],"eliminating":[30],"clocks,":[31],"and":[32,55,59,96,106,115],"exploiting":[33],"the":[34,41],"additional":[35],"freedom":[36],"in":[37,51],"architecture":[38,68],"provided":[39],"absence":[42],"clock.":[45],"The":[46,110],"has":[48],"been":[49],"integrated":[50],"an":[52,67],"experimental":[53],"player":[54],"both":[57],"functionally":[58],"audibly":[60],"correct.":[61],"Handshake":[62,87],"circuits":[63,75,88,112],"are":[64,89,97,113],"proposed":[65],"as":[66],"enables":[70],"structured":[71],"design":[72,85],"through":[76],"consistent":[78],"application":[79],"handshake":[81,104],"signaling":[82,105],"all":[84],"levels.":[86],"compiled":[90],"automatically":[92],"from":[93],"high-level":[94],"descriptions,":[95],"implemented":[98],"quasi":[99],"delay":[100],"insensitively":[101],"using":[102],"4-phase":[103],"double-rail":[107],"data":[108],"encoding.":[109],"resulting":[111],"self-initializable":[114],"testable.>":[116]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}