{"id":"https://openalex.org/W2140348248","doi":"https://doi.org/10.1145/344166.344182","title":"Dual-V/sub T/ SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 \u03bcm technology generation","display_name":"Dual-V/sub T/ SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 \u03bcm technology generation","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2140348248","doi":"https://doi.org/10.1145/344166.344182","mag":"2140348248"},"language":"en","primary_location":{"id":"doi:10.1145/344166.344182","doi":"https://doi.org/10.1145/344166.344182","is_oa":true,"landing_page_url":"https://doi.org/10.1145/344166.344182","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344182","source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344182","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063387912","display_name":"Fatih Hamzaoglu","orcid":"https://orcid.org/0000-0003-3500-5007","observed_orcids":["https://orcid.org/0000-0003-3500-5007"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Hamzaoglu","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","Microprocessor Research Labs, Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research Labs, Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089237794","display_name":"Yibin Te","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Ye","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","Microprocessor Research Labs, Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research Labs, Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103040522","display_name":"A. Keshavarzi","orcid":"https://orcid.org/0000-0001-6938-1161","observed_orcids":["https://orcid.org/0000-0001-6938-1161"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Keshavarzi","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","Microprocessor Research Labs, Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research Labs, Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"K. Zhang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Zhang","raw_affiliation_strings":["Low Power Design Laboratories, Intel Corporation, Hillsboro, OR, USA","Low Power Design Lab, Intel Corporation, Hillsboro, OR#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low Power Design Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Low Power Design Lab, Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091080461","display_name":"S. Narendra","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Narendra","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","Microprocessor Research Labs, Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research Labs, Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Y. Borkar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Borkar","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","Microprocessor Research Labs, Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research Labs, Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976","observed_orcids":["https://orcid.org/0000-0003-0577-9976"]},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Stan","raw_affiliation_strings":["Department of ECE, University of Virginia, Charlottesville, VA, USA","Department of ECE, University of Virginia, Charlottesville, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Department of ECE, University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek K. De","orcid":"https://orcid.org/0000-0001-5207-1079","observed_orcids":["https://orcid.org/0000-0001-5207-1079"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. De","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","Microprocessor Research Labs, Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Research Labs, Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":17.4374,"has_fulltext":true,"cited_by_count":63,"citation_normalized_percentile":{"value":0.99395487,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/on-chip-cache","display_name":"on-chip cache","score":0.9850000143051147},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.7210000157356262},{"id":"https://openalex.org/keywords/cell-area","display_name":"cell area","score":0.652999997138977},{"id":"https://openalex.org/keywords/130-nm-cmos","display_name":"130 nm CMOS","score":0.8360000252723694},{"id":"https://openalex.org/keywords/sram-cell-design","display_name":"SRAM cell design","score":0.6430000066757202}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.700366735458374},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6733072996139526},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5826786756515503},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.562900960445404},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5480952858924866},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4792637526988983},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47834131121635437},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.47708043456077576},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47195306420326233},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4551837146282196},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44689685106277466},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3308756351470947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32392144203186035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2890688180923462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1943279504776001},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17470696568489075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07602372765541077},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/344166.344182","doi":"https://doi.org/10.1145/344166.344182","is_oa":true,"landing_page_url":"https://doi.org/10.1145/344166.344182","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344182","source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00","raw_type":"proceedings-article"},{"id":"doi:10.1109/lpe.2000.876750","doi":"https://doi.org/10.1109/lpe.2000.876750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lpe.2000.876750","pdf_url":null,"source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/344166.344182","doi":"https://doi.org/10.1145/344166.344182","is_oa":true,"landing_page_url":"https://doi.org/10.1145/344166.344182","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344182","source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2140348248.pdf","grobid_xml":"https://content.openalex.org/works/W2140348248.grobid-xml"},"referenced_works_count":1,"referenced_works":["https://openalex.org/W2122846829"],"related_works":["https://openalex.org/W4206302329","https://openalex.org/W4233561761","https://openalex.org/W2165923347","https://openalex.org/W2186355210","https://openalex.org/W4243509556","https://openalex.org/W4224279841","https://openalex.org/W7096582515","https://openalex.org/W2346579226","https://openalex.org/W4232675010","https://openalex.org/W7095359835"],"abstract_inverted_index":{"Comparisons":[0],"among":[1],"different":[2],"dual-V/sub":[3,21],"T/":[4,22,26,55],"design":[5,18,52],"choices":[6],"for":[7],"a":[8,20],"large":[9],"on-chip":[10],"cache":[11],"with":[12,37],"single-ended":[13],"sensing":[14],"show":[15],"that":[16],"the":[17,30,50],"using":[19,53],"cell":[23,46],"and":[24,32,43],"low-V/sub":[25],"peripheral":[27],"circuits":[28],"is":[29],"best,":[31],"provides":[33],"10%":[34],"performance":[35],"gain":[36],"1.2x":[38],"larger":[39,45],"active":[40],"leakage":[41],"power,":[42],"1.6%":[44],"area":[47],"compared":[48],"to":[49],"best":[51],"high-V/sub":[54],"cells.":[56]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2016-06-24T00:00:00"}