{"id":"https://openalex.org/W2139885026","doi":null,"title":"IMPACT OF UNREALISTIC WORST CASE MODELING ON THE TECHNOLOGIES PERF'ORR/IANCE OF VLSI CIRCUITS IN DEEP SUB-MICRON CMOS","display_name":"IMPACT OF UNREALISTIC WORST CASE MODELING ON THE TECHNOLOGIES PERF'ORR/IANCE OF VLSI CIRCUITS IN DEEP SUB-MICRON CMOS","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2139885026","mag":"2139885026"},"language":"en","primary_location":{"id":"mag:2139885026","doi":null,"is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/iel4/5907/15752/00729766.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"parent_works":[],"lineage":["https://openalex.org/W2139885026"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087339623","display_name":"Alessandra Nardi","orcid":"https://orcid.org/0009-0001-4640-5017","observed_orcids":["https://orcid.org/0009-0001-4640-5017"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Nardi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084402240","display_name":"A. Neviani","orcid":"https://orcid.org/0000-0002-7839-9192","observed_orcids":["https://orcid.org/0000-0002-7839-9192"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Neviani","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-7839-9192","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002653396","display_name":"Enrico Zanoni","orcid":"https://orcid.org/0000-0001-7349-9656","observed_orcids":["https://orcid.org/0000-0001-7349-9656"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Zanoni","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-7349-9656","affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Carlo Guardiani","orcid":"https://orcid.org/0000-0002-8914-9260","observed_orcids":["https://orcid.org/0000-0002-8914-9260"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carlo Guardiani","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-8914-9260","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5052493077","display_name":"B Agate","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B Agate","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.8880000114440918},{"id":"https://openalex.org/keywords/deep-submicron-cmos","display_name":"deep submicron CMOS","score":0.9570000171661377},{"id":"https://openalex.org/keywords/process-fluctuations","display_name":"process fluctuations","score":0.6370000243186951},{"id":"https://openalex.org/keywords/feature-size-scaling","display_name":"feature size scaling","score":0.7289999723434448},{"id":"https://openalex.org/keywords/manufacturability","display_name":"manufacturability","score":0.6800000071525574},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.5260000228881836},{"id":"https://openalex.org/keywords/ripple-carry-adder","display_name":"ripple carry adder","score":0.8029999732971191},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.7009999752044678},{"id":"https://openalex.org/keywords/0-25-um-cmos","display_name":"0.25 um CMOS","score":0.828000009059906},{"id":"https://openalex.org/keywords/0-35-mum-cmos","display_name":"0.35 \u03bcm CMOS","score":0.9739999771118164}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8150229454040527},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7623162269592285},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7298429608345032},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6512259840965271},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5586094260215759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5475231409072876},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5014934539794922},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.44706445932388306},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43507954478263855},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4176286458969116},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.41710731387138367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24134790897369385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19128519296646118},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14582297205924988},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2139885026","doi":null,"is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/iel4/5907/15752/00729766.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2108355243","https://openalex.org/W2130139643","https://openalex.org/W2153797910","https://openalex.org/W2169904207","https://openalex.org/W2171450065"],"related_works":["https://openalex.org/W2115435370","https://openalex.org/W2140924922","https://openalex.org/W4244370644","https://openalex.org/W2137366465","https://openalex.org/W7072313023","https://openalex.org/W2522016448","https://openalex.org/W1592158050","https://openalex.org/W2908723661","https://openalex.org/W2136114966","https://openalex.org/W2728203451"],"abstract_inverted_index":{"The":[0,92],"impact":[1],"of":[2,8,38,51,70,94,126,140],"process":[3,26,39,71],"fluctuations":[4],"on":[5],"the":[6,31,35,52,68,86,95,124,137],"variability":[7,40],"Deep":[9],"Sub-Micron":[10],"(DSM)":[11],"VLSI":[12],"circuits":[13],"performances":[14],"is":[15,74,129],"investigated":[16],"in":[17,30,63,89,104,146],"this":[18],"paper.":[19],"In":[20],"particular":[21],"we":[22],"show":[23],"that,":[24],"as":[25,85],"dimensions":[27],"scale":[28],"down":[29,46,118],"sub":[32],"half-micron":[33],"region":[34],"relative":[36],"weight":[37],"tends":[41],"to":[42,65,76,81,98,119,131],"increase,":[43],"thus":[44],"wearing":[45],"a":[47,78,99,112,133],"non":[48],"negligible":[49],"portion":[50],"benefits":[53],"that":[54],"are":[55],"expected":[56],"from":[57],"minimum":[58],"feature":[59],"size":[60],"scaling.":[61],"Therefore,":[62],"order":[64],"betier":[66],"exploit":[67],"advance":[69],"technology,":[72],"it":[73],"essential":[75],"adopt":[77],"realistic":[79],"approach":[80],"worst":[82],"case":[83],"modeling,":[84],"one":[87],"described":[88],"(I)":[90],"(APT).":[91],"application":[93],"APT":[96],"technique":[97],"16-bit":[100],"ripple-cany":[101],"adder":[102],"designed":[103],"0.35~":[105],"0.25~":[106],"and":[107,148],"0.18~":[108],"CMOS":[109],"technologies":[110],"with":[111],"power":[113],"supply":[114],"ranging":[115],"&om":[116],"3.3V":[117],"1V":[120],"will":[121],"demonstrate":[122],"how":[123],"manufacturability":[125],"DSM":[127],"designs":[128],"going":[130],"be":[132],"vital":[134],"factor":[135],"for":[136],"successhl":[138],"implementation":[139],"high":[141],"performance":[142],"or":[143],"low-power":[144],"systems":[145],"0.18pm":[147],"lesser":[149],"technologies.":[150]},"counts_by_year":[],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2016-06-24T00:00:00"}