{"id":"https://openalex.org/W2139881483","doi":"https://doi.org/10.1109/mwscas.2001.986163","title":"Resistor layout techniques for enhancing yield in ratio-critical monolithic applications","display_name":"Resistor layout techniques for enhancing yield in ratio-critical monolithic applications","publication_year":2002,"publication_date":"2002-11-13","ids":{"openalex":"https://openalex.org/W2139881483","doi":"https://doi.org/10.1109/mwscas.2001.986163","mag":"2139881483"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2001.986163","doi":"https://doi.org/10.1109/mwscas.2001.986163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2001.986163","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100806988","display_name":"Yu Lin","orcid":"https://orcid.org/0009-0002-9196-9425","observed_orcids":["https://orcid.org/0009-0002-9196-9425"]},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, IA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108357375","display_name":"R.L. Geiger","orcid":"https://orcid.org/0000-0003-2221-2752","observed_orcids":["https://orcid.org/0000-0003-2221-2752"]},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Geiger","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, IA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":1.8772,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86011625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"259","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9369999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9369999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.024399999529123306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.011699999682605267,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-resistors","display_name":"integrated resistors","score":0.8740000128746033},{"id":"https://openalex.org/keywords/yield-improvement","display_name":"yield improvement","score":0.628000020980835},{"id":"https://openalex.org/keywords/region-partitioning","display_name":"region partitioning","score":0.8709999918937683},{"id":"https://openalex.org/keywords/monolithic-integrated-circuits","display_name":"monolithic integrated circuits","score":0.7680000066757202}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.9663214087486267},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.574343204498291},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5656720399856567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5218452215194702},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4680319130420685},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3569497764110565},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35650837421417236},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3024214804172516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25739049911499023},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.18680983781814575},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15779340267181396},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06861838698387146},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06526058912277222},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2001.986163","doi":"https://doi.org/10.1109/mwscas.2001.986163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2001.986163","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1537352836","https://openalex.org/W1566907904","https://openalex.org/W1988555060","https://openalex.org/W1998168457","https://openalex.org/W2074179719","https://openalex.org/W2110033475","https://openalex.org/W2140823559","https://openalex.org/W3144878300"],"related_works":["https://openalex.org/W1589216846","https://openalex.org/W1526562545","https://openalex.org/W2135177159","https://openalex.org/W2122044933","https://openalex.org/W7099089793","https://openalex.org/W2093145649","https://openalex.org/W4234846380","https://openalex.org/W2164786095","https://openalex.org/W7137670672","https://openalex.org/W1530207820"],"abstract_inverted_index":{"A":[0],"new":[1],"strategy":[2,29,59],"for":[3,19],"the":[4,33,39,47,51],"layout":[5,72],"of":[6,36,50],"integrated":[7],"resistors":[8,40,53],"that":[9,41],"minimizes":[10],"yield":[11,64],"loss":[12],"due":[13],"to":[14],"random":[15],"sheet":[16],"resistance":[17],"variations":[18],"a":[20],"given":[21],"area":[22,37],"in":[23,63],"ratio-critical":[24],"applications":[25],"is":[26,30,67],"introduced.":[27],"The":[28],"based":[31],"upon":[32],"optimal":[34],"partitioning":[35],"between":[38],"must":[42],"be":[43],"ratio-matched":[44],"and":[45,76],"on":[46],"practical":[48],"realization":[49],"partitioned":[52],"with":[54,69],"unit":[55],"resistor":[56,78],"cells.":[57],"This":[58],"provides":[60],"substantial":[61],"improvements":[62],"over":[65],"what":[66],"achievable":[68],"most":[70],"existing":[71],"strategies":[73],"when":[74],"large":[75],"accurate":[77],"ratios":[79],"are":[80],"required.":[81]},"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-06-24T00:00:00"}