{"id":"https://openalex.org/W2139404439","doi":"https://doi.org/10.1109/dft.2009.21","title":"Complementary Formal Approaches for Dependability Analysis","display_name":"Complementary Formal Approaches for Dependability Analysis","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2139404439","doi":"https://doi.org/10.1109/dft.2009.21","mag":"2139404439"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2009.21","doi":"https://doi.org/10.1109/dft.2009.21","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2009.21","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050913508","display_name":"Souheib Baarir","orcid":"https://orcid.org/0000-0001-8140-0273","observed_orcids":["https://orcid.org/0000-0001-8140-0273"]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Souheib Baarir","raw_affiliation_strings":["LIP 6, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP 6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009181880","display_name":"C\u00e9cile Braunstein","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C\u00e9cile Braunstein","raw_affiliation_strings":["LIP 6, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP 6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011081501","display_name":"Renaud Clavel","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Renaud Clavel","raw_affiliation_strings":["TIMA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111460335","display_name":"Emmanuelle Encrenaz","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuelle Encrenaz","raw_affiliation_strings":["LIP 6, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP 6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004185054","display_name":"Jean\u2010Michel Ili\u00e9","orcid":"https://orcid.org/0000-0002-0057-3090","observed_orcids":["https://orcid.org/0000-0002-0057-3090"]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Michel Ili\u00e9","raw_affiliation_strings":["LIP 6, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP 6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007953332","display_name":"R. Leveugle","orcid":"https://orcid.org/0000-0001-8664-412X","observed_orcids":["https://orcid.org/0000-0001-8664-412X"]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"R\u00e9gis Leveugle","raw_affiliation_strings":["TIMA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107138168","display_name":"Isabelle Mounier","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Isabelle Mounier","raw_affiliation_strings":["LIP 6, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP 6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005395622","display_name":"Laurence Pierre","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurence Pierre","raw_affiliation_strings":["TIMA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112205018","display_name":"Denis Poitrenaud","orcid":"https://orcid.org/0009-0007-5038-7804","observed_orcids":["https://orcid.org/0009-0007-5038-7804"]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Denis Poitrenaud","raw_affiliation_strings":["LIP 6, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP 6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8739,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8504511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"331","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.006200000178068876,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-errors","display_name":"soft errors","score":0.9470000267028809},{"id":"https://openalex.org/keywords/dependability-analysis","display_name":"dependability analysis","score":0.8240000009536743},{"id":"https://openalex.org/keywords/digital-circuits","display_name":"digital circuits","score":0.8450000286102295},{"id":"https://openalex.org/keywords/self-healing-circuits","display_name":"self-healing circuits","score":0.7059999704360962},{"id":"https://openalex.org/keywords/self-healing","display_name":"self-healing","score":0.7480000257492065},{"id":"https://openalex.org/keywords/formal-verification","display_name":"formal verification","score":0.7300000190734863},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.5669999718666077}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8925419449806213},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.8909275531768799},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7819187641143799},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5274149179458618},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4873271882534027},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.44711583852767944},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4424784183502197},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4201945662498474},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3794592320919037},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.34848618507385254},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30210912227630615},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.19176912307739258},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1884099841117859},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16210535168647766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11243459582328796},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dft.2009.21","doi":"https://doi.org/10.1109/dft.2009.21","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2009.21","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00469821v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-00469821","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"The 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct 2009, Chicago, Illinois, United States. pp.331-339, ⟨10.1109/DFT.2009.21⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1508472170","https://openalex.org/W1531099689","https://openalex.org/W1547013612","https://openalex.org/W1558797637","https://openalex.org/W1597068544","https://openalex.org/W1822320350","https://openalex.org/W2087360016","https://openalex.org/W2096336186","https://openalex.org/W2107049974","https://openalex.org/W2107672210","https://openalex.org/W2108776769","https://openalex.org/W2115908980","https://openalex.org/W2132122116","https://openalex.org/W2781083507","https://openalex.org/W4210346135","https://openalex.org/W4248229502","https://openalex.org/W6630583703"],"related_works":["https://openalex.org/W2781083507","https://openalex.org/W2536529846","https://openalex.org/W2086549212","https://openalex.org/W2154044472","https://openalex.org/W2054104494","https://openalex.org/W1981764994","https://openalex.org/W7046909802","https://openalex.org/W1503456489","https://openalex.org/W4285047310","https://openalex.org/W1983119937"],"abstract_inverted_index":{"Evaluating":[0],"the":[1,17,26,39,60,65,88,101],"robustness":[2,83],"of":[3,16,25,103],"digital":[4],"circuits":[5],"with":[6],"respect":[7],"to":[8,37,52,63,80],"soft":[9,55],"errors":[10,56],"has":[11],"become":[12],"an":[13],"important":[14],"part":[15],"design":[18],"flow":[19],"for":[20,59,87],"many":[21],"applications.":[22],"The":[23,48],"identification":[24],"most":[27,89],"or":[28],"less":[29],"critical":[30,90],"registers":[31],"is":[32,51],"often":[33],"necessary,":[34],"in":[35,92],"order":[36],"reach":[38],"lowest":[40],"overheads":[41],"while":[42],"achieving":[43],"a":[44,93],"given":[45],"application-level":[46],"robustness.":[47],"goal":[49],"here":[50],"identify":[53],"those":[54],"actually":[57],"harmful":[58],"system,":[61],"not":[62],"compute":[64],"Soft":[66],"Error":[67],"Rate.":[68],"In":[69],"this":[70],"context,":[71],"we":[72],"investigate":[73],"new":[74],"approaches":[75],"based":[76],"on":[77,100],"formal":[78],"techniques":[79],"improve":[81],"design-time":[82],"evaluations":[84],"at":[85],"least":[86],"blocks":[91],"circuit.":[94],"Preliminary":[95],"results":[96],"are":[97],"shown,":[98],"focusing":[99],"evaluation":[102],"self-healing":[104],"(or":[105],"self-repairing)":[106],"capabilities.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}