{"id":"https://openalex.org/W2139397375","doi":"https://doi.org/10.1109/icvd.1995.512097","title":"An efficient automatic test generation system for path delay faults in combinational circuits","display_name":"An efficient automatic test generation system for path delay faults in combinational circuits","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2139397375","doi":"https://doi.org/10.1109/icvd.1995.512097","mag":"2139397375"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.1995.512097","doi":"https://doi.org/10.1109/icvd.1995.512097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1995.512097","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Conference on VLSI Design","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039616323","display_name":"A.K. Majhi","orcid":"https://orcid.org/0000-0002-9517-7911","observed_orcids":["https://orcid.org/0000-0002-9517-7911"]},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A.K. Majhi","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111912813","display_name":"Josia Jacob","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Jacob","raw_affiliation_strings":["Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067392303","display_name":"Lalit Mohan Patnaik","orcid":"https://orcid.org/0000-0001-9725-2535","observed_orcids":["https://orcid.org/0000-0001-9725-2535"]},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"L.M. Patnaik","raw_affiliation_strings":["Microprocessor Applications Laboratory, Indian Institute of Science, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Applications Laboratory, Indian Institute of Science, Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979","observed_orcids":["https://orcid.org/0000-0002-7121-5979"]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["AT&T Bell Laboratories Engineering Research Center, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Laboratories Engineering Research Center, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4046,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.81471171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path-delay-faults","display_name":"path delay faults","score":0.8399999737739563},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"automatic test pattern generation","score":0.8059999942779541},{"id":"https://openalex.org/keywords/combinational-circuits","display_name":"combinational circuits","score":0.8349999785423279},{"id":"https://openalex.org/keywords/robust-tests","display_name":"robust tests","score":0.8650000095367432},{"id":"https://openalex.org/keywords/path-choice","display_name":"path selection","score":0.9589999914169312},{"id":"https://openalex.org/keywords/fault-simulation","display_name":"fault simulation","score":0.8600000143051147},{"id":"https://openalex.org/keywords/iscas-benchmarks","display_name":"ISCAS benchmarks","score":0.6200000047683716}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8116551637649536},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7107377052307129},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6388684511184692},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6288272738456726},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5414775013923645},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5009739398956299},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5009658336639404},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.49490994215011597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4876938760280609},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4483901858329773},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4418867826461792},{"id":"https://openalex.org/C22590252","wikidata":"https://www.wikidata.org/wiki/Q1058754","display_name":"Shortest path problem","level":3,"score":0.43588465452194214},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40530070662498474},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3384820818901062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18123134970664978},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.15812087059020996},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icvd.1995.512097","doi":"https://doi.org/10.1109/icvd.1995.512097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1995.512097","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Conference on VLSI Design","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.iisc.ac.in:10838","doi":null,"is_oa":false,"landing_page_url":"http://eprints.iisc.ac.in/10838/1/An_efficient.pdf","pdf_url":"http://eprints.iisc.ac.in/10838/1/An_efficient.pdf","source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.103.1196","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.1196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eprints.iisc.ernet.in/archive/00010838/01/An_efficient.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2005319125","https://openalex.org/W2018343794","https://openalex.org/W2095778470","https://openalex.org/W2110134350","https://openalex.org/W2111253307","https://openalex.org/W2126199987","https://openalex.org/W2130010464","https://openalex.org/W2130208056","https://openalex.org/W2138689980","https://openalex.org/W2145971356","https://openalex.org/W2149107969","https://openalex.org/W2158586221","https://openalex.org/W2160680650","https://openalex.org/W2173124859","https://openalex.org/W4237321092"],"related_works":["https://openalex.org/W2158586221","https://openalex.org/W2095778470","https://openalex.org/W4241059375","https://openalex.org/W2130208056","https://openalex.org/W2138689980","https://openalex.org/W2100089563","https://openalex.org/W2165207073","https://openalex.org/W3142912239","https://openalex.org/W4252933541","https://openalex.org/W3141365301"],"abstract_inverted_index":{"The":[0],"new":[1,64],"test":[2,23,34,74],"pattern":[3],"generation":[4,75],"system":[5,107],"for":[6,26,35],"path":[7,28,38,81,125],"delay":[8],"faults":[9,116],"in":[10,88,105,141],"combinational":[11],"logic":[12,66,90],"circuits":[13,134],"considers":[14],"robust":[15,22,57,111],"and":[16,58,95,112,131],"nonrobust":[17,59,113],"tests,":[18,60],"simultaneously.":[19],"Once":[20],"a":[21,27,30,47,63,80,119],"is":[24,43],"obtained":[25],"with":[29,39,46],"given":[31,120],"transition,":[32],"another":[33],"the":[36,40,53,89,93,96,106,136],"same":[37],"opposite":[41],"transition":[42],"immediately":[44],"derived":[45],"small":[48],"extra":[49],"effort.":[50],"To":[51],"facilitate":[52],"simultaneous":[54],"consideration":[55],"of":[56,115,138],"we":[61],"derive":[62],"nine-value":[65],"system.":[67],"An":[68],"efficient":[69],"multiple":[70],"backtrace":[71],"procedure":[72],"satisfies":[73],"objectives.":[76],"We":[77],"also":[78],"use":[79],"selection":[82],"method":[83],"which":[84],"covers":[85],"all":[86,124],"lines":[87],"circuit":[91],"by":[92],"longest":[94],"shortest":[97],"possible":[98],"paths":[99],"through":[100],"them.":[101],"A":[102],"fault":[103],"simulator":[104],"gives":[108],"information":[109],"on":[110,129],"detection":[114],"either":[117],"from":[118],"target":[121],"set":[122],"or":[123],"faults.":[126],"Experimental":[127],"results":[128],"ISCAS'85":[130],"ISCAS'89":[132],"benchmark":[133],"substantiate":[135],"efficiency":[137],"our":[139],"algorithm":[140],"comparison":[142],"to":[143],"other":[144],"published":[145],"results.":[146]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}