{"id":"https://openalex.org/W2139356211","doi":"https://doi.org/10.1109/apasic.2004.1349443","title":"A parallel flop synchronizer for bridging asynchronous clock domains","display_name":"A parallel flop synchronizer for bridging asynchronous clock domains","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2139356211","doi":"https://doi.org/10.1109/apasic.2004.1349443","mag":"2139356211"},"language":"en","primary_location":{"id":"doi:10.1109/apasic.2004.1349443","doi":"https://doi.org/10.1109/apasic.2004.1349443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apasic.2004.1349443","pdf_url":null,"source":{"id":"https://openalex.org/S4306502575","display_name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083651391","display_name":"Suk-Jin Kim","orcid":"https://orcid.org/0000-0002-4906-3817","observed_orcids":["https://orcid.org/0000-0002-4906-3817"]},"institutions":[{"id":"https://openalex.org/I39534123","display_name":"Gwangju Institute of Science and Technology","ror":"https://ror.org/024kbgz78","country_code":"KR","type":"education","lineage":["https://openalex.org/I39534123"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suk-Jin Kim","raw_affiliation_strings":["Dept. of Inf. & Commun., Kwangju Inst. of Sci. & Technol., South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Inf. & Commun., Kwangju Inst. of Sci. & Technol., South Korea","institution_ids":["https://openalex.org/I39534123"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006775135","display_name":"Jeong\u2010Gun Lee","orcid":"https://orcid.org/0000-0001-6218-4560","observed_orcids":["https://orcid.org/0000-0001-6218-4560"]},"institutions":[{"id":"https://openalex.org/I39534123","display_name":"Gwangju Institute of Science and Technology","ror":"https://ror.org/024kbgz78","country_code":"KR","type":"education","lineage":["https://openalex.org/I39534123"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong-Gun Lee","raw_affiliation_strings":["Dept. of Inf. & Commun., Kwangju Inst. of Sci. & Technol., South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Inf. & Commun., Kwangju Inst. of Sci. & Technol., South Korea","institution_ids":["https://openalex.org/I39534123"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050183146","display_name":"Kiseon Kim","orcid":"https://orcid.org/0000-0001-9166-0570","observed_orcids":["https://orcid.org/0000-0001-9166-0570"]},"institutions":[{"id":"https://openalex.org/I39534123","display_name":"Gwangju Institute of Science and Technology","ror":"https://ror.org/024kbgz78","country_code":"KR","type":"education","lineage":["https://openalex.org/I39534123"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiseon Kim","raw_affiliation_strings":["Dept. of Inf. & Commun., Kwangju Inst. of Sci. & Technol., South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Inf. & Commun., Kwangju Inst. of Sci. & Technol., South Korea","institution_ids":["https://openalex.org/I39534123"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39534123"],"apc_list":null,"apc_paid":null,"fwci":0.8301,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.65135273,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.415800005197525,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.415800005197525,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3328000009059906,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.12759999930858612,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"clock domain crossing","score":0.7649999856948853},{"id":"https://openalex.org/keywords/asynchronous-clock-domains","display_name":"asynchronous clock domains","score":0.656000018119812},{"id":"https://openalex.org/keywords/handshake-protocol","display_name":"handshaking","score":0.8050000071525574},{"id":"https://openalex.org/keywords/synchronization-latency","display_name":"synchronization latency","score":0.7870000004768372},{"id":"https://openalex.org/keywords/metastability","display_name":"metastability","score":0.4359999895095825},{"id":"https://openalex.org/keywords/interface-circuit","display_name":"interface circuit","score":0.5720000267028809}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.9907503128051758},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8506554365158081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7493536472320557},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6405855417251587},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5516558289527893},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4938850998878479},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.4749969244003296},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4699894189834595},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4351252615451813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4263017773628235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3970816731452942},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3723369240760803},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32200172543525696},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2651934027671814},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20006638765335083},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.15148776769638062},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0939660370349884},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apasic.2004.1349443","doi":"https://doi.org/10.1109/apasic.2004.1349443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apasic.2004.1349443","pdf_url":null,"source":{"id":"https://openalex.org/S4306502575","display_name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W103557679","https://openalex.org/W1544623790","https://openalex.org/W2111207983","https://openalex.org/W2129981070","https://openalex.org/W2141242940","https://openalex.org/W2148339609","https://openalex.org/W4233171134"],"related_works":["https://openalex.org/W1530574307","https://openalex.org/W2050222423","https://openalex.org/W2793650255","https://openalex.org/W2129981070","https://openalex.org/W1848417956","https://openalex.org/W2362598386","https://openalex.org/W2369558466","https://openalex.org/W2588741285","https://openalex.org/W4387219792","https://openalex.org/W3107420481"],"abstract_inverted_index":{"Inter-domain":[0],"communications":[1],"on":[2],"a":[3,6,17,20,25,44,53,77,87],"chip":[4],"require":[5],"synchronizer":[7,28],"to":[8,58,74,86],"resolve":[9],"the":[10,59,67],"timing":[11],"problems":[12],"between":[13,37],"an":[14],"input":[15],"and":[16,29,51,76],"clock":[18,38,80],"of":[19,46,79],"destination.":[21],"This":[22],"paper":[23],"presents":[24],"parallel":[26,50],"flop":[27],"its":[30,84],"interface":[31],"circuit":[32],"for":[33],"transferring":[34],"asynchronous":[35],"data":[36],"domains.":[39],"The":[40],"proposed":[41,68],"scheme":[42],"uses":[43],"bank":[45],"independent":[47],"two-flops":[48],"in":[49],"supports":[52],"two-phase":[54],"handshake":[55],"protocol.":[56],"Compared":[57],"conventional":[60],"two-flop":[61],"synchronizer,":[62],"performance":[63],"analysis":[64],"shows":[65],"that":[66],"synchronization":[69],"can":[70],"reduce":[71],"latency":[72],"up":[73],"one":[75],"half":[78],"cycles":[81],"while":[82],"retaining":[83],"safety":[85],"tolerable":[88],"level.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}