{"id":"https://openalex.org/W2138592137","doi":"https://doi.org/10.1109/tron.1994.378609","title":"A 32-bit superscalar microprocessor G/sub MICRO//400 for embedded systems","display_name":"A 32-bit superscalar microprocessor G/sub MICRO//400 for embedded systems","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2138592137","doi":"https://doi.org/10.1109/tron.1994.378609","mag":"2138592137"},"language":"en","primary_location":{"id":"doi:10.1109/tron.1994.378609","doi":"https://doi.org/10.1109/tron.1994.378609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tron.1994.378609","pdf_url":null,"source":{"id":"https://openalex.org/S7407105339","display_name":"TRON Symposium (TRONSHOW)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th TRON project International Symposium","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036978789","display_name":"J. Korematsu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Korematsu","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Ueda","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ueda","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110233099","display_name":"M. Matsuo","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Matsuo","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032563553","display_name":"Kazuki Tani","orcid":"https://orcid.org/0000-0003-4880-0288","observed_orcids":["https://orcid.org/0000-0003-4880-0288"]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Tani","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038985877","display_name":"Naoto Okumura","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Okumura","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048817163","display_name":"Koichi Ishimi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ishimi","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Yoshida","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yoshida","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108344871","display_name":"Yuichi Saito","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Saito","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077111667","display_name":"J. Hinata","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210133125","display_name":"Mitsubishi Electric (Japan)","ror":"https://ror.org/033y26782","country_code":"JP","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Hinata","raw_affiliation_strings":["System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Laboratory, Mitsubishi Electric Corporation Limited, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]},{"raw_affiliation_string":"Syst. LSI Lab., Mitsubishi Electr. Corp., Hyogo, Japan","institution_ids":["https://openalex.org/I4210133125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210133125"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.46779999136924744,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.46779999136924744,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.27219998836517334,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.17309999465942383,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar-processors","display_name":"superscalar processors","score":0.9350000023841858},{"id":"https://openalex.org/keywords/on-chip-cache","display_name":"on-chip cache","score":0.902999997138977},{"id":"https://openalex.org/keywords/context-switching","display_name":"context switching","score":0.6850000023841858},{"id":"https://openalex.org/keywords/real-time-embedded-systems","display_name":"real-time embedded systems","score":0.9480000138282776},{"id":"https://openalex.org/keywords/printers","display_name":"printers","score":0.6510000228881836},{"id":"https://openalex.org/keywords/cmos-vlsi","display_name":"CMOS VLSI","score":0.7680000066757202}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7631678581237793},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7339096665382385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.541122555732727},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5021893978118896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4799219071865082},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.45057564973831177},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4278929829597473},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.417254775762558},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41592714190483093},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35721555352211},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.219610333442688},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11509543657302856},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tron.1994.378609","doi":"https://doi.org/10.1109/tron.1994.378609","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tron.1994.378609","pdf_url":null,"source":{"id":"https://openalex.org/S7407105339","display_name":"TRON Symposium (TRONSHOW)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th TRON project International Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W963633196","https://openalex.org/W1555915743","https://openalex.org/W1991724453","https://openalex.org/W2003102128","https://openalex.org/W2122547260","https://openalex.org/W2139193862","https://openalex.org/W2539258845"],"related_works":["https://openalex.org/W2139193862","https://openalex.org/W2142571940","https://openalex.org/W2145527178","https://openalex.org/W2062172248","https://openalex.org/W2047441344","https://openalex.org/W1991724453","https://openalex.org/W2148056432","https://openalex.org/W2188242682","https://openalex.org/W2144067884","https://openalex.org/W2282888739"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,19,24,28,78,117,127],"32-bit":[4],"superscalar":[5],"microprocessor":[6],"G/sub":[7,16,49,111,124],"MICRO//400,":[8],"based":[9],"on":[10,116],"the":[11,48,53,68,72,83,110],"TRON":[12],"architecture":[13],"specifications.":[14],"The":[15,123],"MICRO//400":[17,50,112,125],"has":[18,51],"dual":[20],"issued":[21],"instruction":[22],"pipeline,":[23],"pre-jump":[25],"mechanism":[26],"and":[27,61,100],"high-speed":[29],"memory":[30,80],"access":[31],"interface.":[32],"To":[33],"realize":[34],"high":[35],"performance":[36],"in":[37,81],"processing":[38,128],"of":[39,56,130],"series":[40],"data":[41],"such":[42,96],"as":[43,77,97],"frame":[44],"buffer":[45],"or":[46],"character-strings,":[47],"improved":[52],"execution":[54],"efficiency":[55],"multiple-operation":[57],"instructions":[58],"by":[59],"block-data-transfer":[60],"64-bit":[62],"processing.":[63],"In":[64],"order":[65],"to":[66],"improve":[67],"task":[69],"switching":[70],"latency,":[71],"on-chip":[73],"caches":[74],"are":[75,86,90],"used":[76],"local":[79],"which":[82],"context":[84],"blocks":[85],"stored.":[87],"These":[88],"techniques":[89],"suitable":[91],"for":[92],"realtime":[93],"embedded":[94],"systems,":[95],"X-window":[98],"terminals":[99],"printers.":[101],"Using":[102],"0.5":[103],"/spl":[104],"mu/m":[105],"triple-layer":[106],"metal":[107],"CMOS":[108],"technology,":[109],"integrates":[113],"1485K":[114],"transistors":[115],"108":[118],"mm/sup":[119],"2/":[120],"die":[121],"area.":[122],"achieves":[126],"speed":[129],"45":[131],"MIPS":[132],"at":[133],"40":[134],"MHz.>":[135]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2016-06-24T00:00:00"}