{"id":"https://openalex.org/W2138388708","doi":"https://doi.org/10.1109/icicdt.2008.4567265","title":"Low power clocking strategies in deep submicron technologies","display_name":"Low power clocking strategies in deep submicron technologies","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2138388708","doi":"https://doi.org/10.1109/icicdt.2008.4567265","mag":"2138388708"},"language":"en","primary_location":{"id":"doi:10.1109/icicdt.2008.4567265","doi":"https://doi.org/10.1109/icicdt.2008.4567265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2008.4567265","pdf_url":null,"source":{"id":"https://openalex.org/S7407086520","display_name":"IEEE International Conference on IC Design and Technology (ICICDT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062922022","display_name":"M. Samy Hosny","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210158757","display_name":"SiliconPro (Canada)","ror":"https://ror.org/05mffvf70","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210158757"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Samy Hosny","raw_affiliation_strings":["Silicon Pro, Ottawa, ONT, Canada","SiliconPro, Ottawa, ON"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Pro, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I4210158757"]},{"raw_affiliation_string":"SiliconPro, Ottawa, ON","institution_ids":["https://openalex.org/I4210158757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102072375","display_name":"Yuejian Wu","orcid":"https://orcid.org/0009-0007-8127-6437","observed_orcids":["https://orcid.org/0009-0007-8127-6437"]},"institutions":[{"id":"https://openalex.org/I153908563","display_name":"Nortel (Canada)","ror":"https://ror.org/03rz4pm90","country_code":"CA","type":"company","lineage":["https://openalex.org/I153908563"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yuejian Wu","raw_affiliation_strings":["Nortel Networks Limited, Ottawa, ONT, Canada","Nortel Networks, Ottawa ON K2H 8E9 Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nortel Networks Limited, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I153908563"]},{"raw_affiliation_string":"Nortel Networks, Ottawa ON K2H 8E9 Canada","institution_ids":["https://openalex.org/I153908563"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9477,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.71734968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7529000043869019,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7529000043869019,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.21230000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.008999999612569809,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8920000195503235},{"id":"https://openalex.org/keywords/deep-submicron-technology","display_name":"deep submicron technology","score":0.925000011920929},{"id":"https://openalex.org/keywords/timing-closure","display_name":"timing closure","score":0.8759999871253967},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.8799999952316284}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8438130617141724},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6163719892501831},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.584030032157898},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5760568976402283},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4911329448223114},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4836388826370239},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4595443606376648},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43812891840934753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3556092381477356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3356637954711914},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30260154604911804},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16991519927978516}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icicdt.2008.4567265","doi":"https://doi.org/10.1109/icicdt.2008.4567265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icicdt.2008.4567265","pdf_url":null,"source":{"id":"https://openalex.org/S7407086520","display_name":"IEEE International Conference on IC Design and Technology (ICICDT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.651199996471405,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2107766185","https://openalex.org/W2109173886","https://openalex.org/W2150526221"],"related_works":["https://openalex.org/W2167025059","https://openalex.org/W2148163917","https://openalex.org/W2163203864","https://openalex.org/W2376650996","https://openalex.org/W7099731919","https://openalex.org/W2155323196","https://openalex.org/W2127394059","https://openalex.org/W7096780004","https://openalex.org/W2393788780","https://openalex.org/W2109204693"],"abstract_inverted_index":{"Recent":[0],"silicon":[1],"process":[2],"technology":[3],"advancements":[4],"have":[5,16],"given":[6],"chip":[7,102,120],"designers":[8],"integration":[9],"capabilities":[10],"never":[11],"were":[12,64],"possible":[13],"before,":[14],"and":[15,60,73,114],"led":[17],"to":[18,57,78],"a":[19,70,74,88,109,124],"new":[20,34,49],"wave":[21],"of":[22,40,69,81,112],"complex":[23],"ASICs":[24],"(Applied":[25],"Specific":[26],"Integrated":[27],"Circuits).":[28],"These":[29],"advanced":[30],"processes":[31],"come":[32],"with":[33],"challenges.":[35],"This":[36],"paper":[37],"presents":[38],"some":[39,54,80],"the":[41,67],"challenges":[42],"in":[43,123],"deep":[44],"submicron":[45],"technologies,":[46],"which":[47],"require":[48],"design":[50,68],"practices.":[51],"We":[52],"demonstrate":[53],"issues":[55],"related":[56],"clocking":[58],"strategies":[59],"timing":[61],"closure":[62],"that":[63],"encountered":[65],"during":[66],"FEC40":[71,85],"ASIC,":[72],"methodology":[75],"is":[76,87],"proposed":[77],"mitigate":[79],"these":[82],"issues.":[83],"The":[84,101,119],"ASIC":[86],"Forward":[89],"Error":[90],"Correction":[91],"Chip":[92],"designed":[93],"for":[94],"Nortel\u2019s":[95],"40Gb/s":[96],"coherent":[97],"optical":[98],"transmission":[99],"system.":[100],"has":[103,115],"about":[104],"11":[105],"million":[106],"gates":[107],"at":[108],"core":[110],"frequency":[111],"350MHz":[113],"70":[116],"clock":[117],"domains.":[118],"was":[121],"fabricated":[122],"90nm":[125],"technology.":[126]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}