{"id":"https://openalex.org/W2138270396","doi":"https://doi.org/10.1109/72.129412","title":"VLSI implementation of synaptic weighting and summing in pulse coded neural-type cells","display_name":"VLSI implementation of synaptic weighting and summing in pulse coded neural-type cells","publication_year":1992,"publication_date":"1992-05-01","ids":{"openalex":"https://openalex.org/W2138270396","doi":"https://doi.org/10.1109/72.129412","mag":"2138270396","pmid":"https://pubmed.ncbi.nlm.nih.gov/18276443"},"language":"en","primary_location":{"id":"doi:10.1109/72.129412","doi":"https://doi.org/10.1109/72.129412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/72.129412","pdf_url":null,"source":{"id":"https://openalex.org/S42080949","display_name":"IEEE Transactions on Neural Networks","issn_l":"1045-9227","issn":["1045-9227","1941-0093"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Neural Networks","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref","pubmed"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031981832","display_name":"Gyu Moon","orcid":"https://orcid.org/0000-0003-3180-7440","observed_orcids":["https://orcid.org/0000-0003-3180-7440","https://orcid.org/0000-0003-1190-2635"]},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Moon","raw_affiliation_strings":["Dept. of Electr. Eng. and Comput. Sci., George Washington Univ., DC","Department of Electrical Engineering and Computer Science, George Washington University, Washington D.C., DC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng. and Comput. Sci., George Washington Univ., DC","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, George Washington University, Washington D.C., DC, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016036076","display_name":"Mona Elwakkad Zaghloul","orcid":"https://orcid.org/0000-0003-1089-5138","observed_orcids":["https://orcid.org/0000-0003-1089-5138"]},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.E. Zaghloul","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, George Washington University, Washington D.C., DC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, George Washington University, Washington D.C., DC, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091032119","display_name":"R.W. Newcomb","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.W. Newcomb","raw_affiliation_strings":["Electrical Engineering Department, University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.172,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.94243869,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"3","issue":"3","first_page":"394","last_page":"403"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8794000148773193,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8794000148773193,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.11190000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0052999998442828655,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.6880000233650208},{"id":"https://openalex.org/keywords/synaptic-summation","display_name":"synaptic summation","score":0.8899999856948853},{"id":"https://openalex.org/keywords/voltage-controlled-resistor","display_name":"voltage-controlled resistor","score":0.9909999966621399},{"id":"https://openalex.org/keywords/current-integrator","display_name":"current integrator","score":0.8019999861717224},{"id":"https://openalex.org/keywords/neural-network-hardware","display_name":"neural network hardware","score":0.5180000066757202},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"integrated circuit layout","score":0.6830000281333923}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6903226375579834},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6358471512794495},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6307135820388794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6257702708244324},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6254559755325317},{"id":"https://openalex.org/C2780167933","wikidata":"https://www.wikidata.org/wiki/Q1550652","display_name":"Pulse (music)","level":3,"score":0.5812000036239624},{"id":"https://openalex.org/C183115368","wikidata":"https://www.wikidata.org/wiki/Q856577","display_name":"Weighting","level":2,"score":0.5798014998435974},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5713967084884644},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5402860641479492},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.459064781665802},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.42478781938552856},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.42086201906204224},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40193673968315125},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3804282546043396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3430973291397095},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2750142812728882},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22663217782974243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2122613787651062},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.19959518313407898},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16657277941703796},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1506240963935852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1475832462310791},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14149144291877747},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/72.129412","doi":"https://doi.org/10.1109/72.129412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/72.129412","pdf_url":null,"source":{"id":"https://openalex.org/S42080949","display_name":"IEEE Transactions on Neural Networks","issn_l":"1045-9227","issn":["1045-9227","1941-0093"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Neural Networks","raw_type":"journal-article"},{"id":"pmid:18276443","doi":null,"is_oa":false,"landing_page_url":"https://pubmed.ncbi.nlm.nih.gov/18276443","pdf_url":null,"source":{"id":"https://openalex.org/S4306525036","display_name":"PubMed","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I1299303238","host_organization_name":"National Institutes of Health","host_organization_lineage":["https://openalex.org/I1299303238"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE transactions on neural networks","raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W37122553","https://openalex.org/W1501285939","https://openalex.org/W1513584634","https://openalex.org/W1754253241","https://openalex.org/W1977717843","https://openalex.org/W2013517457","https://openalex.org/W2048571877","https://openalex.org/W2057132632","https://openalex.org/W2059240421","https://openalex.org/W2059827961","https://openalex.org/W2069922301","https://openalex.org/W2097926540","https://openalex.org/W2101927907","https://openalex.org/W2104278113","https://openalex.org/W2108631315","https://openalex.org/W2116018119","https://openalex.org/W2128084896","https://openalex.org/W2129529945","https://openalex.org/W2131715036","https://openalex.org/W2139782611","https://openalex.org/W2149789716","https://openalex.org/W2158523251","https://openalex.org/W2162936965","https://openalex.org/W2171679496","https://openalex.org/W2522991329","https://openalex.org/W4229877414"],"related_works":["https://openalex.org/W1921746235","https://openalex.org/W2167030016","https://openalex.org/W1800697014","https://openalex.org/W601073659","https://openalex.org/W2212353828","https://openalex.org/W1479703958","https://openalex.org/W1683000860","https://openalex.org/W2031306033","https://openalex.org/W2101468131","https://openalex.org/W1596021358"],"abstract_inverted_index":{"Presents":[0],"the":[1,21,24],"hardware":[2],"realization":[3],"for":[4,33],"synaptic":[5],"weighting":[6],"and":[7,56],"summing":[8],"using":[9,30],"pulse-coded":[10],"neural-type":[11],"cells":[12],"(NTCs).":[13],"The":[14],"basic":[15],"information":[16,22],"processing":[17],"element":[18],"(NTC)":[19],"encodes":[20],"into":[23],"form":[25],"of":[26],"pulse":[27,36],"duty":[28,37],"cycles":[29],"voltage-controlled":[31],"resistors,":[32],"which":[34],"a":[35,47,52,59],"cycle":[38],"modulation":[39],"technique":[40],"is":[41,44],"proposed.":[42],"Summation":[43],"executed":[45],"by":[46],"simple":[48],"capacitor":[49],"circuit":[50],"as":[51],"current":[53],"integrator.":[54],"Layouts":[55],"measurements":[57],"on":[58],"fabricated":[60],"integrated":[61],"design":[62],"are":[63],"included.":[64]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}