{"id":"https://openalex.org/W2137454400","doi":"https://doi.org/10.1109/vlsic.1989.1037474","title":"High-reliability and high-speed design of 1Mb CMOS SRAM with 0.5/spl mu/m devices","display_name":"High-reliability and high-speed design of 1Mb CMOS SRAM with 0.5/spl mu/m devices","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2137454400","doi":"https://doi.org/10.1109/vlsic.1989.1037474","mag":"2137454400"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.1989.1037474","doi":"https://doi.org/10.1109/vlsic.1989.1037474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.1989.1037474","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Symposium 1989 on VLSI Circuits","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109354575","display_name":"Hayakawa","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hayakawa","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113938312","display_name":"Kakumu","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kakumu","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004704829","display_name":"Aono","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Aono","raw_affiliation_strings":["Toshiba Microcomputer Engineering Corporation, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Microcomputer Engineering Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yoshida","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshida","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110944925","display_name":"Sato","orcid":"https://orcid.org/0000-0002-0742-555X","observed_orcids":["https://orcid.org/0000-0002-0742-555X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sato","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098145746","display_name":"Noguchu","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Noguchu","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058110304","display_name":"Ohtani","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ohtani","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Nakayama","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nakayama","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045304047","display_name":"Asami","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Asami","raw_affiliation_strings":["Toshiba Microcomputer Engineering Corporation, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Microcomputer Engineering Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112430098","display_name":"Morita","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Morita","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008954486","display_name":"Kinugawa","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kinugawa","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028875389","display_name":"Matsunaga","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matsunaga","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012518280","display_name":"Ochit","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ochit","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Kawasaki, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4385,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.81310419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7993000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7993000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.14509999752044678,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.030400000512599945,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos-sram","display_name":"CMOS SRAM","score":0.9779999852180481},{"id":"https://openalex.org/keywords/high-speed-memory","display_name":"high-speed memory","score":0.5770000219345093},{"id":"https://openalex.org/keywords/memory-reliability","display_name":"memory reliability","score":0.5789999961853027}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7634404897689819},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7549142837524414},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6356706619262695},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46248871088027954},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4540998041629791},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45406481623649597},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4518265128135681},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.41570520401000977},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40812841057777405},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37206971645355225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3562736511230469},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2779778242111206},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09114858508110046},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.1989.1037474","doi":"https://doi.org/10.1109/vlsic.1989.1037474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.1989.1037474","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Symposium 1989 on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2544918705","https://openalex.org/W2097518649","https://openalex.org/W3148830211","https://openalex.org/W2167972337","https://openalex.org/W3145813853","https://openalex.org/W2015938096","https://openalex.org/W3148563749","https://openalex.org/W2031342191","https://openalex.org/W2153480149","https://openalex.org/W2064309365"],"abstract_inverted_index":{"A":[0],"13-":[1],"1Mb":[2],"CMOS":[3],"SRAM":[4],"fabricated":[5],"with":[6],"triple":[7],"polysilicon,":[8],"double":[9],"metal":[10],"layers":[11],"and":[12,27,70],"0.5~":[13],"gate":[14],"MOS":[15,44],"FET's":[16],"will":[17],"be":[18],"described.":[19],"The":[20],"RAM":[21,39],"utilizes":[22],"the":[23,38,49,65,73],"divided":[24],"double-word-line":[25],"scheme":[26],"three":[28],"stage":[29],"sense":[30],"ampli6ers":[31],"for":[32],"high-speed":[33],"operation.":[34,81],"MMWV~L":[35],"performance":[36],"of":[37,68,75],"is":[40,60],"enhanced":[41],"by":[42],"0.5\u03bcm":[43,76],"devices":[45,77],"fully":[46],"used":[47],"in":[48],"internal":[50,66],"circuits.":[51],"An":[52],"on-chip":[53],"voltage":[54],"down":[55],"converter":[56],"(":[57],"VDC":[58],")":[59],"well":[61],"designed":[62],"to":[63,71],"supply":[64],"VCC":[67],"3.3V":[69],"maintain":[72],"reliability":[74],"at":[78],"external":[79],"5V":[80]},"counts_by_year":[],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2016-06-24T00:00:00"}