{"id":"https://openalex.org/W2134309495","doi":"https://doi.org/10.1109/ispass.2005.1430581","title":"Balancing Performance and Reliability in the Memory Hierarchy","display_name":"Balancing Performance and Reliability in the Memory Hierarchy","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2134309495","doi":"https://doi.org/10.1109/ispass.2005.1430581","mag":"2134309495"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2005.1430581","doi":"https://doi.org/10.1109/ispass.2005.1430581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2005.1430581","pdf_url":null,"source":{"id":"https://openalex.org/S7407087757","display_name":"IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088069234","display_name":"Hossein Asadi","orcid":"https://orcid.org/0000-0002-0264-3865","observed_orcids":["https://orcid.org/0000-0002-0264-3865"]},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ghazanfar-Hossein Asadi","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Northeastern University, Boston, MA, USA","Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061044305","display_name":"Vilas Sridharan","orcid":"https://orcid.org/0000-0002-2944-2799","observed_orcids":["https://orcid.org/0000-0002-2944-2799"]},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vilas Sridharan","raw_affiliation_strings":["Northeastern University, Boston, MA, US","Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA, US","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi Baradaran Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610","observed_orcids":["https://orcid.org/0000-0002-8829-5610","https://orcid.org/0000-0002-5064-7342"]},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehdi B. Tahoori","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Northeastern University, Boston, MA, USA","Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061128237","display_name":"David R Kaeli","orcid":"https://orcid.org/0000-0002-5692-0151","observed_orcids":["https://orcid.org/0000-0002-5692-0151"]},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Kaeli","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, Northeastern University, Boston, MA, USA","Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept of Electr. & Comput. Eng., Northeastern Univ., Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":11.257,"has_fulltext":false,"cited_by_count":106,"citation_normalized_percentile":{"value":0.99053177,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9779999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9779999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.008999999612569809,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.007699999958276749,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mean-time-to-failure","display_name":"mean time to failure","score":0.9010000228881836},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"memory hierarchy","score":0.6499999761581421},{"id":"https://openalex.org/keywords/error-rate","display_name":"error rate","score":0.609000027179718},{"id":"https://openalex.org/keywords/cache-size","display_name":"cache size","score":0.9309999942779541},{"id":"https://openalex.org/keywords/soft-error-mitigation","display_name":"soft error mitigation","score":0.6499999761581421},{"id":"https://openalex.org/keywords/microprocessor-reliability","display_name":"microprocessor reliability","score":0.6909999847412109}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8256679773330688},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.7796403169631958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7353910207748413},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6162192821502686},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5911872386932373},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5364568829536438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5254341959953308},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5182652473449707},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.49819040298461914},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.48076197504997253},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.47793248295783997},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4590105414390564},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.38132330775260925},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.35341012477874756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3212123215198517},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.310443639755249},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1402815878391266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07359766960144043},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.07105770707130432},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ispass.2005.1430581","doi":"https://doi.org/10.1109/ispass.2005.1430581","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2005.1430581","pdf_url":null,"source":{"id":"https://openalex.org/S7407087757","display_name":"IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.410.2384","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.410.2384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.neu.edu/groups/nucar/publications/ISPASS05.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.83.4816","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.4816","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.neu.edu/groups/trg/index_files/papers/cache/ispass05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1513741151","https://openalex.org/W1523087909","https://openalex.org/W1581761235","https://openalex.org/W1819167510","https://openalex.org/W1911049880","https://openalex.org/W1935014183","https://openalex.org/W1960026154","https://openalex.org/W2032094184","https://openalex.org/W2097662145","https://openalex.org/W2112505501","https://openalex.org/W2114980974","https://openalex.org/W2116097016","https://openalex.org/W2127178251","https://openalex.org/W2127745296","https://openalex.org/W2127894564","https://openalex.org/W2131533407","https://openalex.org/W2138351227","https://openalex.org/W2139416948","https://openalex.org/W2144512449","https://openalex.org/W2150011671","https://openalex.org/W2151345654","https://openalex.org/W2154702295","https://openalex.org/W2155603569","https://openalex.org/W2157676568","https://openalex.org/W2169213530","https://openalex.org/W2170806963","https://openalex.org/W2294693415","https://openalex.org/W3008392966","https://openalex.org/W4236380341","https://openalex.org/W4248770638","https://openalex.org/W4249144718","https://openalex.org/W4251451722","https://openalex.org/W6676994287"],"related_works":["https://openalex.org/W2111664042","https://openalex.org/W2083260866","https://openalex.org/W1977263333","https://openalex.org/W2094325100","https://openalex.org/W2587289791","https://openalex.org/W3161788075","https://openalex.org/W582610550","https://openalex.org/W1643404936","https://openalex.org/W1911049880","https://openalex.org/W6964418745"],"abstract_inverted_index":{"Cosmic-ray":[0],"induced":[1],"soft":[2,112,147],"errors":[3,113,148],"in":[4],"cache":[5,32,61,90,103,118,128],"memories":[6,129],"are":[7],"becoming":[8],"a":[9,23,57,63,71,99,115,160],"major":[10],"threat":[11],"to":[12,26,111,139,146,158],"the":[13,29,37,125,141],"reliability":[14,30,126,165],"of":[15,31,40,65,75,127,143,152],"microprocessor-based":[16],"systems.":[17],"In":[18],"this":[19,79],"paper,":[20],"we":[21,134],"present":[22,135],"new":[24],"method":[25],"accurately":[27],"estimate":[28],"memories.":[33],"We":[34],"have":[35],"measured":[36],"MTTF":[38,64,80],"(mean-time-to-failure)":[39],"unprotected":[41],"first-level":[42,60,102,144],"(L1)":[43],"caches":[44,145],"for":[45,84,96],"twenty":[46],"programs":[47],"taken":[48],"from":[49],"SPEC2000":[50],"benchmark":[51],"suite.":[52],"Our":[53,92,120,154],"results":[54,93],"show":[55,94],"that":[56,95,124],"16":[58,116],"KB":[59,101,117],"possesses":[62],"at":[66],"least":[67],"400":[68],"years":[69],"(for":[70],"raw":[72],"error":[73,86],"rate":[74],"0.002":[76],"FIT/bit.)":[77],"However,":[78],"is":[81,104,130],"significantly":[82],"reduced":[83],"higher":[85],"rates":[87],"and":[88,164],"larger":[89],"sizes.":[91],"selected":[97],"programs,":[98],"64":[100],"more":[105],"than":[106],"10":[107],"times":[108],"as":[109],"vulnerable":[110],"versus":[114],"memory.":[119],"work":[121],"also":[122],"illustrates":[123],"highly":[131],"application-dependent.":[132],"Finally,":[133],"three":[136],"different":[137],"techniques":[138],"reduce":[140],"susceptibility":[142],"by":[149],"two":[150],"orders":[151],"magnitude.":[153],"analysis":[155],"shows":[156],"how":[157],"achieve":[159],"balance":[161],"between":[162],"performance":[163]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":16},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":6}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2016-06-24T00:00:00"}