{"id":"https://openalex.org/W2132838796","doi":"https://doi.org/10.1109/dftvs.1997.628307","title":"Crosstalk minimization in three-layer HVH channel routing","display_name":"Crosstalk minimization in three-layer HVH channel routing","publication_year":2002,"publication_date":"2002-11-23","ids":{"openalex":"https://openalex.org/W2132838796","doi":"https://doi.org/10.1109/dftvs.1997.628307","mag":"2132838796"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.1997.628307","doi":"https://doi.org/10.1109/dftvs.1997.628307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1997.628307","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054123780","display_name":"Zhan Chen","orcid":"https://orcid.org/0000-0001-8687-8348","observed_orcids":["https://orcid.org/0000-0001-8687-8348"]},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhan Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055210733","display_name":"Israel Koren","orcid":"https://orcid.org/0000-0003-2741-7108","observed_orcids":["https://orcid.org/0000-0003-2741-7108","https://orcid.org/0000-0002-4501-6079"]},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Koren","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":3.0036,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.92208448,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.003800000064074993,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.003100000089034438,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk-reduction","display_name":"crosstalk reduction","score":0.9980000257492065},{"id":"https://openalex.org/keywords/heuristic-routing-algorithm","display_name":"heuristic routing algorithm","score":0.7250000238418579},{"id":"https://openalex.org/keywords/vlsi-interconnects","display_name":"VLSI interconnects","score":0.7279999852180481}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.8344552516937256},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6784590482711792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.626068115234375},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6194840669631958},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.537161111831665},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5237044095993042},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48267295956611633},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.3711782693862915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21434512734413147},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21125486493110657},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1480686068534851},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.1997.628307","doi":"https://doi.org/10.1109/dftvs.1997.628307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.1997.628307","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W187894309","https://openalex.org/W1506461212","https://openalex.org/W1556480701","https://openalex.org/W1987980734","https://openalex.org/W2099862433","https://openalex.org/W2104561149","https://openalex.org/W2120599026","https://openalex.org/W2136728320","https://openalex.org/W2164116828","https://openalex.org/W4233484382","https://openalex.org/W6675454478"],"related_works":["https://openalex.org/W2051367986","https://openalex.org/W1506461212","https://openalex.org/W2956863001","https://openalex.org/W2966886953","https://openalex.org/W2124527526","https://openalex.org/W2040358377","https://openalex.org/W2148007915","https://openalex.org/W2152743137","https://openalex.org/W2397046349","https://openalex.org/W2963426552"],"abstract_inverted_index":{"Crosstalk":[0],"has":[1],"become":[2],"a":[3,86],"major":[4],"issue":[5],"in":[6,22,36,64],"VLSI":[7],"design":[8],"due":[9],"to":[10],"the":[11,31,58,62,65,73,78],"high":[12],"frequency,":[13],"long":[14],"interconnecting":[15],"lines":[16],"and":[17,48],"small":[18],"spacing":[19],"between":[20],"interconnects":[21],"today's":[23],"integrated":[24],"circuits.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"study":[30],"problem":[32],"of":[33,83,88],"crosstalk":[34,63,79],"minimization":[35],"3-layer":[37],"HVH":[38],"channel":[39,66],"routing.":[40],"A":[41],"heuristic":[42],"algorithm":[43,54],"that":[44,61,72],"combines":[45],"layer":[46],"reassignment":[47,50],"track":[49],"is":[51,67],"presented.":[52],"This":[53],"can":[55,76],"iteratively":[56],"modify":[57],"layout":[59],"so":[60],"minimized.":[68],"Experimental":[69],"results":[70],"show":[71],"proposed":[74],"approach":[75],"reduce":[77],"by":[80],"an":[81],"average":[82],"16.4%":[84],"on":[85],"set":[87],"benchmark":[89],"examples.":[90]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}