{"id":"https://openalex.org/W2132118564","doi":"https://doi.org/10.1109/95.390309","title":"The impact of technology scaling on ESD robustness and protection circuit design","display_name":"The impact of technology scaling on ESD robustness and protection circuit design","publication_year":1995,"publication_date":"1995-06-01","ids":{"openalex":"https://openalex.org/W2132118564","doi":"https://doi.org/10.1109/95.390309","mag":"2132118564"},"language":"en","primary_location":{"id":"doi:10.1109/95.390309","doi":"https://doi.org/10.1109/95.390309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/95.390309","pdf_url":null,"source":{"id":"https://openalex.org/S131530025","display_name":"IEEE Transactions on Components Packaging and Manufacturing Technology Part A","issn_l":"1070-9886","issn":["1070-9886","1558-3678"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082643370","display_name":"Ajith Amerasekera","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Amerasekera","raw_affiliation_strings":["Semiconductor Process and Device Center, Texas Instruments, Inc., Dallas, TX, USA","[Semicond. Process & Device Center, Texas Instrum. Inc., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Process and Device Center, Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Semicond. Process & Device Center, Texas Instrum. Inc., Dallas, TX, USA]","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110025121","display_name":"C. Duvvury","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Duvvury","raw_affiliation_strings":["Semiconductor Process and Device Center, Texas Instruments, Inc., Dallas, TX, USA","[Semicond. Process & Device Center, Texas Instrum. Inc., Dallas, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Process and Device Center, Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Semicond. Process & Device Center, Texas Instrum. Inc., Dallas, TX, USA]","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":18.1924,"has_fulltext":false,"cited_by_count":161,"citation_normalized_percentile":{"value":0.99690648,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"18","issue":"2","first_page":"314","last_page":"320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electrostatic-discharge-robustness","display_name":"electrostatic discharge robustness","score":0.9649999737739563},{"id":"https://openalex.org/keywords/esd-protection-circuits","display_name":"ESD protection circuits","score":0.9679999947547913},{"id":"https://openalex.org/keywords/device-scaling","display_name":"device scaling","score":0.9610000252723694},{"id":"https://openalex.org/keywords/feature-size-reduction","display_name":"feature size reduction","score":0.8899999856948853},{"id":"https://openalex.org/keywords/nmos-transistors","display_name":"NMOS transistors","score":0.8970000147819519},{"id":"https://openalex.org/keywords/shallow-junctions","display_name":"shallow junctions","score":0.7129999995231628},{"id":"https://openalex.org/keywords/channel-length","display_name":"channel length","score":0.7590000033378601},{"id":"https://openalex.org/keywords/0-25-mum-cmos","display_name":"0.25 \u03bcm CMOS","score":0.6779999732971191},{"id":"https://openalex.org/keywords/integrated-circuit-reliability","display_name":"integrated circuit reliability","score":0.5809999704360962}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.893084704875946},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8657164573669434},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6101275086402893},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5724114179611206},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.48648306727409363},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4444936513900757},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43237465620040894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.430192232131958},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.427871972322464},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4192297160625458},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3574233949184418},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2708677053451538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2412520945072174},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16264688968658447},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.11026936769485474},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/95.390309","doi":"https://doi.org/10.1109/95.390309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/95.390309","pdf_url":null,"source":{"id":"https://openalex.org/S131530025","display_name":"IEEE Transactions on Components Packaging and Manufacturing Technology Part A","issn_l":"1070-9886","issn":["1070-9886","1558-3678"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320341","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W186380230","https://openalex.org/W1493956502","https://openalex.org/W1963517232","https://openalex.org/W1966865744","https://openalex.org/W1991746275","https://openalex.org/W2018430479","https://openalex.org/W2038863955","https://openalex.org/W2046851197","https://openalex.org/W2049176730","https://openalex.org/W2059788694","https://openalex.org/W2082154877","https://openalex.org/W2098851721","https://openalex.org/W2099417076","https://openalex.org/W2111721078","https://openalex.org/W2116061638","https://openalex.org/W2121868920","https://openalex.org/W2132027406","https://openalex.org/W2135792255","https://openalex.org/W2154293584","https://openalex.org/W2154938055","https://openalex.org/W2161947748","https://openalex.org/W2164962243","https://openalex.org/W2170466905","https://openalex.org/W2538008384","https://openalex.org/W2538211786","https://openalex.org/W2545368199","https://openalex.org/W2736572734","https://openalex.org/W4246101833","https://openalex.org/W6683787277"],"related_works":["https://openalex.org/W1575856694","https://openalex.org/W2547995380","https://openalex.org/W2118243209","https://openalex.org/W2954104981","https://openalex.org/W2108741106","https://openalex.org/W2029596085","https://openalex.org/W2206937489","https://openalex.org/W2119274842","https://openalex.org/W2800072620","https://openalex.org/W2018547716"],"abstract_inverted_index":{"The":[0],"trends":[1],"in":[2,65],"ESD":[3,30,43,89],"robustness":[4],"as":[5,37,78,80],"a":[6],"function":[7],"of":[8,52,62],"technology":[9],"scaling,":[10],"for":[11],"feature":[12,38,76],"sizes":[13,39,77],"down":[14],"to":[15],"0.25":[16,81],"/spl":[17,82],"mu/m,":[18],"have":[19],"been":[20],"experimentally":[21],"determined":[22],"using":[23],"single":[24],"finger":[25],"nMOS":[26],"transistors":[27],"and":[28,72],"full":[29],"protection":[31,73],"circuits.":[32],"It":[33],"is":[34],"shown":[35],"that":[36],"are":[40,56],"reduced,":[41],"good":[42],"performance":[44],"can":[45,84],"be":[46,85],"obtained":[47],"provided":[48],"the":[49,53,59,63,66],"negative":[50],"effects":[51,61],"shallower":[54],"junctions":[55],"offset":[57],"by":[58],"positive":[60],"reduction":[64],"effective":[67],"channel":[68],"lengths.":[69],"Hence,":[70],"processes":[71],"circuits":[74],"with":[75],"small":[79],"mu/m":[83],"developed":[86],"without":[87],"degrading":[88],"robustness.>":[90]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2025-10-10T00:00:00"}