{"id":"https://openalex.org/W2129788035","doi":"https://doi.org/10.1109/nanoarch.2014.6880486","title":"A CMOS-memristive self-learning neural network for pattern classification applications","display_name":"A CMOS-memristive self-learning neural network for pattern classification applications","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2129788035","doi":"https://doi.org/10.1109/nanoarch.2014.6880486","mag":"2129788035"},"language":"en","primary_location":{"id":"doi:10.1109/nanoarch.2014.6880486","doi":"https://doi.org/10.1109/nanoarch.2014.6880486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2014.6880486","pdf_url":null,"source":{"id":"https://openalex.org/S7407086332","display_name":"IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025696765","display_name":"Melika Payvand","orcid":"https://orcid.org/0000-0001-5400-067X","observed_orcids":["https://orcid.org/0000-0001-5400-067X"]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Melika Payvand","raw_affiliation_strings":["University of California Santa Barbara, Santa Barbara, CA, U.S.A","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Barbara, Santa Barbara, CA, U.S.A","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009906254","display_name":"Justin Rofeh","orcid":"https://orcid.org/0000-0002-6144-2393","observed_orcids":["https://orcid.org/0000-0002-6144-2393"]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Justin Rofeh","raw_affiliation_strings":["University of California Santa Barbara, Santa Barbara, CA, U.S.A","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Barbara, Santa Barbara, CA, U.S.A","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033908866","display_name":"Avantika Sodhi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avantika Sodhi","raw_affiliation_strings":["University of California Santa Barbara, Santa Barbara, CA, U.S.A","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Barbara, Santa Barbara, CA, U.S.A","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038645932","display_name":"Luke S. Theogarajan","orcid":"https://orcid.org/0000-0002-0320-5023","observed_orcids":["https://orcid.org/0000-0002-0320-5023"]},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luke Theogarajan","raw_affiliation_strings":["University of California Santa Barbara, Santa Barbara, CA, U.S.A","University of California, Santa Barbara, Ca#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Barbara, Santa Barbara, CA, U.S.A","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California, Santa Barbara, Ca#TAB#","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":3.243,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.93298082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"453","issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristors","display_name":"memristors","score":0.9919999837875366},{"id":"https://openalex.org/keywords/neuromorphic-hardware","display_name":"neuromorphic hardware","score":0.9760000109672546},{"id":"https://openalex.org/keywords/pattern-classification","display_name":"pattern classification","score":0.8579999804496765},{"id":"https://openalex.org/keywords/spike-timing-dependent-plasticity","display_name":"spike-timing-dependent plasticity","score":0.9089999794960022},{"id":"https://openalex.org/keywords/recurrent-neural-networks","display_name":"recurrent neural networks","score":0.871999979019165},{"id":"https://openalex.org/keywords/unsupervised-learning","display_name":"unsupervised learning","score":0.8130000233650208},{"id":"https://openalex.org/keywords/analog-memory","display_name":"analog memory","score":0.8149999976158142}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9189612865447998},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8854991793632507},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6837484836578369},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6277907490730286},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6261000633239746},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5038818717002869},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45526766777038574},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.4518071413040161},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.4497034549713135},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4310990273952484},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4174157381057739},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37356019020080566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21624305844306946},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1904347836971283},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09031769633293152},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/nanoarch.2014.6880486","doi":"https://doi.org/10.1109/nanoarch.2014.6880486","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nanoarch.2014.6880486","pdf_url":null,"source":{"id":"https://openalex.org/S7407086332","display_name":"IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","raw_type":"proceedings-article"},{"id":"doi:10.1145/2770287.2770311","doi":"https://doi.org/10.1145/2770287.2770311","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2770287.2770311","pdf_url":null,"source":{"id":"https://openalex.org/S7407086332","display_name":"IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320338279","display_name":"Air Force Office of Scientific Research","ror":"https://ror.org/011e9bt93"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1512746852","https://openalex.org/W1985787760","https://openalex.org/W2015570990","https://openalex.org/W2016922062","https://openalex.org/W2033147674","https://openalex.org/W2045614943","https://openalex.org/W2052918019","https://openalex.org/W2062244941","https://openalex.org/W2065158671","https://openalex.org/W2101834447","https://openalex.org/W2112181056","https://openalex.org/W2120447256","https://openalex.org/W2137249916","https://openalex.org/W2145967274","https://openalex.org/W2327625289","https://openalex.org/W4233544676","https://openalex.org/W4243752797"],"related_works":["https://openalex.org/W2792208628","https://openalex.org/W4200202288","https://openalex.org/W2081981993","https://openalex.org/W2940580905","https://openalex.org/W2584461129","https://openalex.org/W2782285341","https://openalex.org/W1490992271","https://openalex.org/W2627029642","https://openalex.org/W2155954834","https://openalex.org/W1935332602"],"abstract_inverted_index":{"Memristors":[0],"have":[1,12],"proven":[2],"to":[3,16,62],"be":[4],"powerful":[5],"analogs":[6],"of":[7,24,46,89],"neural":[8,68],"synapses.":[9],"While":[10],"there":[11],"been":[13,30],"some":[14],"efforts":[15],"exploit":[17],"this":[18,90],"feature,":[19],"the":[20,25,47,87],"intrinsic":[21],"analog":[22,52],"nature":[23],"memristive":[26,82],"element":[27],"has":[28],"not":[29],"fully":[31],"utilized.":[32],"This":[33],"paper":[34],"presents":[35],"a":[36,50,66],"hardware-efficient":[37],"neuromorphic":[38],"CMOS-memristor":[39],"pattern":[40,93],"classifier.":[41],"The":[42,84],"system":[43],"takes":[44],"advantage":[45],"memristor":[48],"as":[49],"true":[51],"memory,":[53],"and":[54,79],"Spike":[55],"Timing":[56],"Dependent":[57],"Plasticity":[58],"(STDP)":[59],"is":[60],"utilized":[61],"program":[63],"memristors":[64],"in":[65,74,92],"recurrent":[67],"network.":[69],"System":[70],"co-simulations":[71],"are":[72],"performed":[73],"Verilog-AMS":[75],"with":[76],"CMOS":[77],"devices":[78],"previously":[80],"published":[81],"models.":[83],"results":[85],"indicate":[86],"power":[88],"approach":[91],"classification":[94],"using":[95],"unsupervised":[96],"learning.":[97]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}