{"id":"https://openalex.org/W2129763083","doi":null,"title":"Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture","display_name":"Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2129763083","mag":"2129763083"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.11.4844","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.4844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/~albonesi/research/papers/micro02_1.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/96115","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066524934","display_name":"Greg Semeraro","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Semeraro","raw_affiliation_strings":["Dept. of Comput. Sci. Rochester Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. Rochester Univ., NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5141496526","display_name":"Steven Dropsho","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Dropsho","raw_affiliation_strings":["Dept. of Comput. Sci. Rochester Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. Rochester Univ., NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018366780","display_name":"Michael L. Scott","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael L. Scott","raw_affiliation_strings":["Dept. of Comput. Sci. Rochester Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. Rochester Univ., NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5141752364","display_name":"See Profile","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"See Profile","raw_affiliation_strings":["Dept. of Comput. Sci. Rochester Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. Rochester Univ., NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009386140","display_name":"David H. Albonesi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David H. Albonesi","raw_affiliation_strings":["Dept. of Comput. Sci. Rochester Univ., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. Rochester Univ., NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113676319","display_name":"Steven G. Dropsho","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Steven G. Dropsho","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000686736","display_name":"Grigorios Magklis","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Grigorios Magklis","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5141452705","display_name":"Hya Dwarkadas","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hya Dwarkadas","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":17.3141,"has_fulltext":false,"cited_by_count":145,"citation_normalized_percentile":{"value":0.99288184,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6226000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6226000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3472000062465668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.010700000450015068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-frequency-scaling","display_name":"dynamic frequency scaling","score":0.7089999914169312},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"dynamic voltage scaling","score":0.9509999752044678},{"id":"https://openalex.org/keywords/multiple-clock-domains","display_name":"multiple clock domains","score":0.8999999761581421},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"microarchitecture","score":0.7490000128746033},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.7900000214576721},{"id":"https://openalex.org/keywords/energy-performance-tradeoff","display_name":"energy-performance trade-off","score":0.7139999866485596}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7729796767234802},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7370306253433228},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7100825905799866},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.685558557510376},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6325424313545227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5261321067810059},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5084232687950134},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4841338098049164},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.47911691665649414},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4758205711841583},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4527462124824524},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.45153480768203735},{"id":"https://openalex.org/C25915539","wikidata":"https://www.wikidata.org/wiki/Q220786","display_name":"Automatic frequency control","level":2,"score":0.4416861832141876},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4227333962917328},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35377830266952515},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34879744052886963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34620189666748047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15854895114898682},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.15568885207176208},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13490888476371765},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07476827502250671},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07223361730575562},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":8,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.11.4844","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.4844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/~albonesi/research/papers/micro02_1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.298.3118","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.298.3118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.rochester.edu/u/sandhya/papers/micro02a.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.380.8043","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.8043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ftp.cs.rochester.edu/u/scott/papers/2002_MICRO_MCD_control.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.918.7623","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.918.7623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Michael_Scott6/publication/221005058_Dynamic_frequency_and_voltage_control_for_a_multiple_clock_domain_microarchitecture/links/00b7d52964916531ad000000.pdf?origin%3Dpublication_detail","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.919.2515","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.919.2515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Michael_Scott6/publication/221005058_Dynamic_frequency_and_voltage_control_for_a_multiple_clock_domain_microarchitecture/links/00b7d52964916531ad000000.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.924.28","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.924.28","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Michael_Scott6/publication/232647102_Dynamic_Frequency_and_Voltage_Control_for_a_Multiple_Clock_Domain_Microarchitecture/links/02bfe5143279156c66000000.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.932.7584","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.932.7584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Michael_Scott6/publication/232647102_Dynamic_Frequency_and_Voltage_Control_for_a_Multiple_Clock_Domain_Microarchitecture/links/02bfe5143279156c66000000.pdf?origin%3Dpublication_detail","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:96115","doi":null,"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/96115","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:96115","doi":null,"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/96115","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.428600013256073,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1524739515","https://openalex.org/W1552561789","https://openalex.org/W1553008450","https://openalex.org/W1560795149","https://openalex.org/W1780792251","https://openalex.org/W1805922134","https://openalex.org/W1984624661","https://openalex.org/W2032094184","https://openalex.org/W2093582532","https://openalex.org/W2102727118","https://openalex.org/W2108730429","https://openalex.org/W2111991111","https://openalex.org/W2127706110","https://openalex.org/W2131239505","https://openalex.org/W2131308327","https://openalex.org/W2132148829","https://openalex.org/W2132700530","https://openalex.org/W2140137324","https://openalex.org/W2141112086","https://openalex.org/W2167857132","https://openalex.org/W2171706011","https://openalex.org/W2173972090","https://openalex.org/W2912759893","https://openalex.org/W4229969433"],"related_works":["https://openalex.org/W2007224698","https://openalex.org/W7101194884","https://openalex.org/W2097653958","https://openalex.org/W7097769518","https://openalex.org/W7096038669","https://openalex.org/W2261544987","https://openalex.org/W2362710831","https://openalex.org/W2275552531","https://openalex.org/W2098540801","https://openalex.org/W3151729825"],"abstract_inverted_index":{"We":[0],"describe":[1],"the":[2,14,27,42,141],"design,":[3],"analysis,":[4],"and":[5,36,81,144],"performance":[6],"of":[7,16,29,44,89,112,121,138],"an":[8,127,149],"on-line":[9],"algorithm":[10,55,150],"to":[11,32,85,99,108,153],"dynamically":[12],"control":[13],"frequency/voltage":[15,28,92],"a":[17,59,67,75,82,100,105,135],"Multiple":[18],"Clock":[19],"Domain":[20],"(MCD)":[21],"microarchitecture.":[22],"The":[23],"MCD":[24],"microarchitecture":[25],"allows":[26],"micrprocessor":[30],"regions":[31,46],"be":[33,48],"adjusted":[34],"independently":[35],"dynamically,":[37],"allowing":[38],"enery":[39],"savings":[40],"when":[41],"frequency":[43],"some":[45],"can":[47],"reduced":[49],"without":[50],"significantly":[51],"impacting":[52],"performance.":[53],"Our":[54,115],"achieves":[56],"on":[57],"average":[58],"19.0%":[60],"reduction":[61],"in":[62,70,78],"Energy":[63],"Per":[64,72],"Instriction":[65],"(EPI),":[66],"3.2%":[68],"increase":[69],"Cycles":[71],"Instruction":[73],"(CPI),":[74],"16.7%":[76],"improvement":[77,118],"Energy\u2013Delay":[79,116],"Product,":[80],"Power":[83,106],"Savings":[84,107],"Performance":[86,109],"Degradation":[87,110],"ratio":[88,111],"4.6.":[90],"Traditional":[91],"scaling":[93],"techniques":[94],"which":[95],"apply":[96],"reductions":[97],"globally":[98],"fully":[101],"synchronous":[102],"processor":[103],"achieve":[104],"only":[113],"2\u20133.":[114],"Product":[117],"is":[119],"85.5%":[120],"what":[122],"has":[123],"been":[124],"achieved":[125,133],"using":[126,134,148],"off\u2013line":[128],"algorithm.":[129],"These":[130],"results":[131],"were":[132],"broad":[136],"range":[137],"applications":[139],"from":[140],"MediaBench,":[142],"Olden,":[143],"Spec2000":[145],"benchmark":[146],"suites":[147],"we":[151],"show":[152],"require":[154],"minimal":[155],"hardware":[156],"resources.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":11}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}