{"id":"https://openalex.org/W2129270189","doi":"https://doi.org/10.1109/mm.2008.58","title":"POD: A 3D-Integrated Broad-Purpose Acceleration Layer","display_name":"POD: A 3D-Integrated Broad-Purpose Acceleration Layer","publication_year":2008,"publication_date":"2008-07-01","ids":{"openalex":"https://openalex.org/W2129270189","doi":"https://doi.org/10.1109/mm.2008.58","mag":"2129270189"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2008.58","doi":"https://doi.org/10.1109/mm.2008.58","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2008.58","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037812225","display_name":"Dong Hyuk Woo","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dong Hyuk Woo","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072539515","display_name":"Hsien-Hsin S. Lee","orcid":"https://orcid.org/0000-0002-8926-8243","observed_orcids":["https://orcid.org/0000-0002-8926-8243"]},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsien-Hsin S. Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005976669","display_name":"Joshua B. Fryman","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua B. Fryman","raw_affiliation_strings":["Intel Microprocessor Technology Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Microprocessor Technology Lab","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045431005","display_name":"Allan Knies","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Allan D. Knies","raw_affiliation_strings":["Intel's Berkeley Research Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel's Berkeley Research Lab","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045989488","display_name":"Marsha Eng","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marsha Eng","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2995,"currency":"USD","value_usd":2995},"apc_paid":null,"fwci":2.0409,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.85511944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"28","issue":"4","first_page":"28","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.774399995803833,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.774399995803833,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.164900004863739,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.032600000500679016,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/3d-integration","display_name":"3D integration","score":0.8090000152587891},{"id":"https://openalex.org/keywords/many-core-processors","display_name":"many-core processors","score":0.7139999866485596},{"id":"https://openalex.org/keywords/data-parallel-applications","display_name":"data-parallel applications","score":0.875},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.6489999890327454},{"id":"https://openalex.org/keywords/performance-scalability","display_name":"performance scaling","score":0.925000011920929},{"id":"https://openalex.org/keywords/binary-compatibility","display_name":"binary compatibility","score":0.9169999957084656}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.853893518447876},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.671558678150177},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6615894436836243},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6341701745986938},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5421245694160461},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4284816384315491},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4164225459098816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3604000210762024},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3308788239955902}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mm.2008.58","doi":"https://doi.org/10.1109/mm.2008.58","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2008.58","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.532.3056","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.532.3056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://arch.ece.gatech.edu/pub/ieee-micro08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1976150119","https://openalex.org/W2022038016","https://openalex.org/W2102102439","https://openalex.org/W2108783911","https://openalex.org/W2123184444","https://openalex.org/W2148041475","https://openalex.org/W2154941994","https://openalex.org/W2155470578","https://openalex.org/W2172212694","https://openalex.org/W4231114788"],"related_works":["https://openalex.org/W7095407284","https://openalex.org/W7098570222","https://openalex.org/W2082705503","https://openalex.org/W4389476278","https://openalex.org/W2463702331","https://openalex.org/W3148607552","https://openalex.org/W6977460162","https://openalex.org/W1974927420","https://openalex.org/W2004287193","https://openalex.org/W2185309434"],"abstract_inverted_index":{"To":[0],"build":[1],"a":[2,26,34,40],"future":[3],"many-core":[4],"processor,":[5],"industry":[6],"must":[7],"address":[8],"the":[9,55],"challenges":[10],"of":[11,33,42],"energy":[12],"consumption":[13],"and":[14,50],"performance":[15],"scalability.":[16],"A":[17],"3D-integrated":[18],"broad-purpose":[19],"accelerator":[20],"architecture":[21],"called":[22],"parallel-on-demand":[23],"(POD)":[24],"integrates":[25],"specialized":[27],"SIMD-based":[28],"die":[29],"layer":[30],"on":[31],"top":[32],"CISC":[35],"superscalar":[36],"processor":[37],"to":[38],"accelerate":[39],"variety":[41],"data-parallel":[43],"applications.":[44],"It":[45],"also":[46],"maintains":[47],"binary":[48],"compatibility":[49],"facilitates":[51],"extensibility":[52],"by":[53],"virtualizing":[54],"acceleration":[56],"capability.":[57]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}