{"id":"https://openalex.org/W2126568656","doi":"https://doi.org/10.11591/ijece.v5i1.pp55-63","title":"An Improved Design of Linear Congruential Generator based on Wordlengths Reduction Technique into FPGA","display_name":"An Improved Design of Linear Congruential Generator based on Wordlengths Reduction Technique into FPGA","publication_year":2015,"publication_date":"2015-02-01","ids":{"openalex":"https://openalex.org/W2126568656","doi":"https://doi.org/10.11591/ijece.v5i1.pp55-63","mag":"2126568656"},"language":"en","primary_location":{"id":"doi:10.11591/ijece.v5i1.pp55-63","doi":"https://doi.org/10.11591/ijece.v5i1.pp55-63","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v5i1.pp55-63","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/5616/4777","source":{"id":"https://openalex.org/S2764532672","display_name":"International Journal of Electrical and Computer Engineering (IJECE)","issn_l":"2088-8708","issn":["2088-8708"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/5616/4777","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041391947","display_name":"Hubbul Walidainy","orcid":"https://orcid.org/0000-0002-5844-9375","observed_orcids":["https://orcid.org/0000-0002-5844-9375"]},"institutions":[{"id":"https://openalex.org/I187494767","display_name":"Universitas Syiah Kuala","ror":"https://ror.org/05v4dza81","country_code":"ID","type":"education","lineage":["https://openalex.org/I187494767"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Hubbul Walidainy","raw_affiliation_strings":["Syiah Kuala University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syiah Kuala University","institution_ids":["https://openalex.org/I187494767"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101992838","display_name":"Zulfikar Zulfikar","orcid":"https://orcid.org/0000-0001-6052-3637","observed_orcids":["https://orcid.org/0000-0001-6052-3637"]},"institutions":[{"id":"https://openalex.org/I187494767","display_name":"Universitas Syiah Kuala","ror":"https://ror.org/05v4dza81","country_code":"ID","type":"education","lineage":["https://openalex.org/I187494767"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Zulfikar Zulfikar","raw_affiliation_strings":["Syiah Kuala University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Syiah Kuala University","institution_ids":["https://openalex.org/I187494767"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I187494767"],"apc_list":null,"apc_paid":null,"fwci":0.3215,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6583011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"5","issue":"1","first_page":"55","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6172000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6172000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.14489999413490295,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.11509999632835388,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linear-congruential-generator","display_name":"linear congruential generator","score":1.0},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7129999995231628},{"id":"https://openalex.org/keywords/pseudorandom-number-generation","display_name":"pseudorandom number generation","score":0.7929999828338623},{"id":"https://openalex.org/keywords/circuit-area-reduction","display_name":"circuit area reduction","score":0.7049999833106995},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.4480000138282776}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7675244808197021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7607616186141968},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7218866348266602},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6879901885986328},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5765764117240906},{"id":"https://openalex.org/C141890704","wikidata":"https://www.wikidata.org/wiki/Q1190228","display_name":"Linear congruential generator","level":3,"score":0.4855172634124756},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4441416561603546},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44066786766052246},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42378029227256775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33053427934646606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2134082317352295},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16687196493148804},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16110900044441223},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1358191967010498},{"id":"https://openalex.org/C16389437","wikidata":"https://www.wikidata.org/wiki/Q11421","display_name":"Magnet","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.11591/ijece.v5i1.pp55-63","doi":"https://doi.org/10.11591/ijece.v5i1.pp55-63","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v5i1.pp55-63","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/5616/4777","source":{"id":"https://openalex.org/S2764532672","display_name":"International Journal of Electrical and Computer Engineering (IJECE)","issn_l":"2088-8708","issn":["2088-8708"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.11591/ijece.v5i1.pp55-63","doi":"https://doi.org/10.11591/ijece.v5i1.pp55-63","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v5i1.pp55-63","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/5616/4777","source":{"id":"https://openalex.org/S2764532672","display_name":"International Journal of Electrical and Computer Engineering (IJECE)","issn_l":"2088-8708","issn":["2088-8708"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320329152","display_name":"Universitas Syiah Kuala","ror":"https://ror.org/05v4dza81"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2126568656.pdf","grobid_xml":"https://content.openalex.org/works/W2126568656.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1486069461","https://openalex.org/W1981663184","https://openalex.org/W2011398297","https://openalex.org/W2043419861","https://openalex.org/W2894665359","https://openalex.org/W4300336589"],"related_works":["https://openalex.org/W7100376240","https://openalex.org/W2782862808","https://openalex.org/W4385163671","https://openalex.org/W3081840115","https://openalex.org/W4403676687","https://openalex.org/W2940490874","https://openalex.org/W4416289203","https://openalex.org/W2046255859","https://openalex.org/W7222938849","https://openalex.org/W3151653951"],"abstract_inverted_index":{"This":[0],"paper":[1],"exposes":[2],"an":[3],"improved":[4],"design":[5,48,125],"of":[6,67,101,108,113],"linear":[7],"congruential":[8],"generator":[9],"(LCG)":[10],"based":[11,49],"on":[12,50],"wordlengths":[13,33],"reduction":[14,34],"technique":[15,35],"into":[16],"FPGA.":[17],"The":[18,32,46],"circuit":[19,69],"is":[20,85],"derived":[21],"from":[22],"LCG":[23,130],"algorithm":[24],"proposed":[25,47,124],"by":[26],"Lehmer":[27],"and":[28,82,103,115],"the":[29,51,68,83,123,127],"previous":[30,128],"design.":[31],"has":[36,118],"been":[37,80,95,119],"developed":[38],"more":[39],"in":[40,54,111],"order":[41],"to":[42,87,97],"simplify":[43],"further":[44],"circuit.":[45,131],"fact":[52],"that":[53],"applications":[55],"only":[56],"specific":[57],"input":[58],"data":[59,100],"were":[60],"used.":[61],"Some":[62],"nets":[63],"connections":[64],"between":[65],"blocks":[66],"are":[70],"ignored":[71],"or":[72,77],"truncated.":[73],"Simulations":[74],"either":[75],"behavior":[76],"timing":[78],"have":[79,94],"done":[81],"results":[84],"similar":[86],"its":[88],"algorithm.":[89],"Four":[90],"best":[91],"Xilinx":[92],"chips":[93],"chosen":[96],"extract":[98],"comparison":[99,107],"speed":[102],"occupied":[104,109],"area.":[105],"Further":[106],"area":[110],"terms":[112],"flip-flop":[114],"full":[116],"adder":[117],"made.":[120],"In":[121],"general,":[122],"overcome":[126],"published":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2026-09-11T09:22:31.653822","created_date":"2016-06-24T00:00:00"}