{"id":"https://openalex.org/W2126350813","doi":"https://doi.org/10.1109/tec.1958.5222518","title":"Logically Micro-Programmed Computers","display_name":"Logically Micro-Programmed Computers","publication_year":1958,"publication_date":"1958-06-01","ids":{"openalex":"https://openalex.org/W2126350813","doi":"https://doi.org/10.1109/tec.1958.5222518","mag":"2126350813"},"language":"en","primary_location":{"id":"doi:10.1109/tec.1958.5222518","doi":"https://doi.org/10.1109/tec.1958.5222518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tec.1958.5222518","pdf_url":null,"source":{"id":"https://openalex.org/S60436882","display_name":"IEEE Transactions on Electronic Computers","issn_l":"0367-7508","issn":["0367-7508"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electronic Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033943029","display_name":"John V. Blankenbaker","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"John V. Blankenbaker","raw_affiliation_strings":["Department of Electrical Engineering, Massachusetts Institute of Technology, Cambridge, MA, USA","Dept. of Elec. Eng., Mass. Inst. Tech., Cambridge, Mass"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Dept. of Elec. Eng., Mass. Inst. Tech., Cambridge, Mass","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5033943029"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":1.2586,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75330396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"EC-7","issue":"2","first_page":"103","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.8598999977111816,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.8598999977111816,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0608999989926815,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.007400000002235174,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simulation","display_name":"simulation","score":0.6890000104904175},{"id":"https://openalex.org/keywords/finite-state-machines","display_name":"finite automata","score":0.8579999804496765},{"id":"https://openalex.org/keywords/time-delay-circuits","display_name":"time delay circuits","score":0.4560000002384186}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6589481234550476},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3361116349697113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3221985101699829}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tec.1958.5222518","doi":"https://doi.org/10.1109/tec.1958.5222518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tec.1958.5222518","pdf_url":null,"source":{"id":"https://openalex.org/S60436882","display_name":"IEEE Transactions on Electronic Computers","issn_l":"0367-7508","issn":["0367-7508"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electronic Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W213188661","https://openalex.org/W1970432959","https://openalex.org/W2028685714","https://openalex.org/W2074494064","https://openalex.org/W2089904802","https://openalex.org/W2099380899","https://openalex.org/W2163420816","https://openalex.org/W2294728126","https://openalex.org/W3177082579","https://openalex.org/W6669138705"],"related_works":["https://openalex.org/W6902985943","https://openalex.org/W7133090424","https://openalex.org/W334125682","https://openalex.org/W2135004271","https://openalex.org/W4233906343","https://openalex.org/W7145488439","https://openalex.org/W2293974372","https://openalex.org/W2018889702","https://openalex.org/W2102409901","https://openalex.org/W91278793"],"abstract_inverted_index":{"Extremely":[0],"simple":[1],"digital":[2,39],"computers":[3,30,51],"exploiting":[4],"the":[5,33],"concepts":[6],"of":[7,29,35],"simulation":[8],"and":[9,23],"micro-programming":[10,17],"are":[11,19,48],"described.":[12],"Logical":[13],"rather":[14],"than":[15],"arithmetic":[16],"operations":[18],"employed":[20],"for":[21,50],"generality":[22],"greater":[24],"simplicity.":[25],"The":[26],"resulting":[27],"class":[28],"can":[31],"duplicate":[32],"behavior":[34],"any":[36],"finite":[37],"state":[38],"computer":[40],"except":[41],"in":[42],"solution":[43],"time.":[44],"Also,":[45],"design":[46],"techniques":[47],"given":[49],"employing":[52],"only":[53],"multiple-bit":[54],"time":[55],"delays.":[56]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}