{"id":"https://openalex.org/W2125969964","doi":"https://doi.org/10.1109/icvd.1993.669700","title":"DESSERT: Design Space Exploration of RT Level Components","display_name":"DESSERT: Design Space Exploration of RT Level Components","publication_year":2005,"publication_date":"2005-08-24","ids":{"openalex":"https://openalex.org/W2125969964","doi":"https://doi.org/10.1109/icvd.1993.669700","mag":"2125969964"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.1993.669700","doi":"https://doi.org/10.1109/icvd.1993.669700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1993.669700","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Sixth International Conference on VLSI Design","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"M.V. Rao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.V. Rao","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0007-1861-8334","observed_orcids":["https://orcid.org/0009-0007-1861-8334","https://orcid.org/0009-0000-2568-0151"]},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101478918","display_name":"Anoop Kumar","orcid":"https://orcid.org/0009-0004-7029-4697","observed_orcids":["https://orcid.org/0009-0004-7029-4697"]},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Kumar","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8452000021934509,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8452000021934509,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.12189999967813492,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.006599999964237213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"design space exploration","score":0.8289999961853027},{"id":"https://openalex.org/keywords/register-transfer-level-synthesis","display_name":"register-transfer level synthesis","score":0.5460000038146973},{"id":"https://openalex.org/keywords/ad-allocation","display_name":"ad allocation","score":0.7559999823570251},{"id":"https://openalex.org/keywords/timing-slack","display_name":"slack time","score":0.7070000171661377},{"id":"https://openalex.org/keywords/hardware-synthesis","display_name":"hardware synthesis","score":0.5680000185966492}],"concepts":[{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.703744113445282},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6750472784042358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6571635603904724},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6047276854515076},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.600969135761261},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5574628114700317},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.515644907951355},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4475739598274231},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4399416744709015},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.42393097281455994},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1728297472000122},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1412481963634491},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12112638354301453},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C158448853","wikidata":"https://www.wikidata.org/wiki/Q425218","display_name":"Repressor","level":4,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.1993.669700","doi":"https://doi.org/10.1109/icvd.1993.669700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1993.669700","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Sixth International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2052347697","https://openalex.org/W2063747323","https://openalex.org/W2081140665","https://openalex.org/W2093842169","https://openalex.org/W2101088259","https://openalex.org/W2129467034","https://openalex.org/W2136341791","https://openalex.org/W2157554674","https://openalex.org/W4206153422","https://openalex.org/W4232976630"],"related_works":["https://openalex.org/W2129467034","https://openalex.org/W2095658869","https://openalex.org/W7099555299","https://openalex.org/W2156106162","https://openalex.org/W2105557885","https://openalex.org/W2077489825","https://openalex.org/W2171630829","https://openalex.org/W429367316","https://openalex.org/W2132948937","https://openalex.org/W7096845903"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,26,38,84],"technique":[4],"for":[5,32],"scheduling":[6],"ad":[7],"allocation":[8,43],"of":[9,24,28,69],"data":[10],"path":[11],"elements":[12],"w":[13],"hich":[14],"ezplores":[15],"the":[16,33,46,57,66],"design":[17,73],"space":[18],"more":[19],"comprehensively.":[20],"DESSERT":[21,70],"is":[22,51,81],"capable":[23],"allocating":[25],"mix":[27],"different":[29],"speed":[30],"operators":[31],"same":[34],"operation":[35],"while":[36],"satisfying":[37],"global":[39],"time":[40,59],"constraint.":[41],"Initial":[42],"corresponds":[44],"to":[45],"fastest":[47],"possible":[48],"schedule":[49],"which":[50],"iteratively":[52],"refined":[53],"by":[54,77],"trading":[55],"off":[56],"slack":[58],"available":[60],"against":[61],"operator":[62],"cost":[63],"reduction.":[64],"Finally":[65],"unique":[67],"capability":[68],"in":[71],"enumerating":[72],"points":[74],"(left":[75],"unezplored":[76],"all":[78],"previous":[79],"approaches)":[80],"illustrated":[82],"on":[83],"synthesis":[85],"benchmark.":[86]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}