{"id":"https://openalex.org/W2124339365","doi":"https://doi.org/10.1109/itc.2010.9","title":"Leakage Current Minimization in Deep-Submicron Conventional Single Cell SRAM","display_name":"Leakage Current Minimization in Deep-Submicron Conventional Single Cell SRAM","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2124339365","doi":"https://doi.org/10.1109/itc.2010.9","mag":"2124339365"},"language":"en","primary_location":{"id":"doi:10.1109/itc.2010.9","doi":"https://doi.org/10.1109/itc.2010.9","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc.2010.9","pdf_url":null,"source":{"id":"https://openalex.org/S7407097504","display_name":"International Conference on Recent Trends in Information, Telecommunication and Computing (ITC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Recent Trends in Information, Telecommunication and Computing","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007167422","display_name":"Neeraj Kumar Shukla","orcid":"https://orcid.org/0000-0002-7093-3805","observed_orcids":["https://orcid.org/0000-0002-7093-3805"]},"institutions":[{"id":"https://openalex.org/I129798099","display_name":"The NorthCap University","ror":"https://ror.org/0343j7r38","country_code":"IN","type":"education","lineage":["https://openalex.org/I129798099"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Kr. Shukla","raw_affiliation_strings":["Department of E &CE, ITM, Gurgaon, India","Dept.of E&CE, ITM, Gurgaon, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E &CE, ITM, Gurgaon, India","institution_ids":["https://openalex.org/I129798099"]},{"raw_affiliation_string":"Dept.of E&CE, ITM, Gurgaon, India","institution_ids":["https://openalex.org/I129798099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060926958","display_name":"Debasis Mukherjee","orcid":"https://orcid.org/0000-0003-3958-7251","observed_orcids":["https://orcid.org/0000-0003-3958-7251"]},"institutions":[{"id":"https://openalex.org/I129798099","display_name":"The NorthCap University","ror":"https://ror.org/0343j7r38","country_code":"IN","type":"education","lineage":["https://openalex.org/I129798099"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debasis Mukherjee","raw_affiliation_strings":["Department of E &CE, ITM, Gurgaon, India","Dept.of E&CE, ITM, Gurgaon, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E &CE, ITM, Gurgaon, India","institution_ids":["https://openalex.org/I129798099"]},{"raw_affiliation_string":"Dept.of E&CE, ITM, Gurgaon, India","institution_ids":["https://openalex.org/I129798099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014566884","display_name":"Shilpi Birla","orcid":"https://orcid.org/0000-0002-4239-4912","observed_orcids":["https://orcid.org/0000-0002-4239-4912"]},"institutions":[{"id":"https://openalex.org/I94511900","display_name":"Sir Padampat Singhania University","ror":"https://ror.org/03mhsvf98","country_code":"IN","type":"education","lineage":["https://openalex.org/I94511900"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shilpi Birla","raw_affiliation_strings":["Department of E &CE, SPSU, Udaipur, India","Dept.of E&CE, SPSU, Udaipur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E &CE, SPSU, Udaipur, India","institution_ids":["https://openalex.org/I94511900"]},{"raw_affiliation_string":"Dept.of E&CE, SPSU, Udaipur, India","institution_ids":["https://openalex.org/I94511900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101940745","display_name":"Rakesh Kumar Singh","orcid":"https://orcid.org/0009-0001-0169-816X","observed_orcids":["https://orcid.org/0009-0001-0169-816X"]},"institutions":[{"id":"https://openalex.org/I119311299","display_name":"Kumaun University","ror":"https://ror.org/038e9x269","country_code":"IN","type":"education","lineage":["https://openalex.org/I119311299"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.K. Singh","raw_affiliation_strings":["Department of E &CE, KEC, Kumaon, India","Dept.of E&CE, KEC, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E &CE, KEC, Kumaon, India","institution_ids":["https://openalex.org/I119311299"]},{"raw_affiliation_string":"Dept.of E&CE, KEC, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4269,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.46644755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"381","last_page":"383"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage-current-reduction","display_name":"leakage current reduction","score":0.7080000042915344},{"id":"https://openalex.org/keywords/deep-submicron-cmos","display_name":"deep submicron CMOS","score":0.7680000066757202},{"id":"https://openalex.org/keywords/sram-cache","display_name":"SRAM cache","score":0.6600000262260437},{"id":"https://openalex.org/keywords/dynamic-threshold-voltage","display_name":"dynamic threshold voltage","score":0.9350000023841858},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7960000038146973},{"id":"https://openalex.org/keywords/leakage-current-modeling","display_name":"leakage current modeling","score":0.6209999918937683}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8719485998153687},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7622033953666687},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6177076697349548},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6037507057189941},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5372670888900757},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.525066077709198},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5156828165054321},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.515012264251709},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4759523570537567},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4742932617664337},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4447854459285736},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4241708815097809},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.328712522983551},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2878868877887726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22707810997962952},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22521400451660156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.13812196254730225},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc.2010.9","doi":"https://doi.org/10.1109/itc.2010.9","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc.2010.9","pdf_url":null,"source":{"id":"https://openalex.org/S7407097504","display_name":"International Conference on Recent Trends in Information, Telecommunication and Computing (ITC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Recent Trends in Information, Telecommunication and Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W617071296","https://openalex.org/W1661368752","https://openalex.org/W1891378142","https://openalex.org/W1938666190","https://openalex.org/W2103555549","https://openalex.org/W2131054871","https://openalex.org/W2131862714","https://openalex.org/W2140531316","https://openalex.org/W3004644647","https://openalex.org/W4210341450","https://openalex.org/W4248310916","https://openalex.org/W6607395631"],"related_works":["https://openalex.org/W2132842065","https://openalex.org/W70570022","https://openalex.org/W2125005395","https://openalex.org/W2088217267","https://openalex.org/W3186016413","https://openalex.org/W1505038800","https://openalex.org/W2083599385","https://openalex.org/W2096872915","https://openalex.org/W7096674970","https://openalex.org/W2182245697"],"abstract_inverted_index":{"The":[0,59,80],"growing":[1],"demand":[2],"in":[3,29,110,114,119],"the":[4,10,21,26,36,50,66,84,91,104,122],"multimedia":[5],"rich":[6],"applications":[7],"are":[8,65],"motivating":[9],"low-power":[11],"and":[12,31,38,44,74,96,112],"high-speed":[13],"circuit":[14],"designer":[15],"to":[16,48],"work":[17,81],"more":[18],"closely":[19],"towards":[20],"design":[22,27],"issues":[23],"arising":[24],"from":[25],"trade-offs":[28],"power":[30,51],"speed.":[32],"This":[33],"paper":[34],"targets":[35],"modeling":[37],"simulation":[39,85,116],"of":[40,86,107],"CMOS":[41],"leakage":[42,63],"currents":[43],"its":[45],"minimization":[46],"approach":[47],"reduce":[49],"consumption":[52],"by":[53],"a":[54,71,87],"single":[55],"cell":[56,124],"SRAM":[57,88,99],"cache.":[58,79],"popular":[60],"approaches":[61],"for":[62,78,90],"reduction":[64,106,128],"data":[67,92],"retention":[68,93],"gated":[69,94],"ground,":[70],"drowsy":[72,97],"mode,":[73],"dynamic":[75],"threshold":[76],"voltage":[77],"focuses":[82],"on":[83],"Cell":[89,100],"ground":[95],"mode":[98],"which":[101],"shows":[102],"that":[103],"current":[105,127],"around":[108],"20%":[109],"first":[111],"25%":[113],"second":[115],"model,":[117],"respectively":[118],"comparison":[120],"with":[121,125],"conventional":[123],"no":[126],"technique.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}