{"id":"https://openalex.org/W2124062015","doi":"https://doi.org/10.1109/43.980258","title":"Retiming and clock scheduling for digital circuit optimization","display_name":"Retiming and clock scheduling for digital circuit optimization","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2124062015","doi":"https://doi.org/10.1109/43.980258","mag":"2124062015"},"language":"en","primary_location":{"id":"doi:10.1109/43.980258","doi":"https://doi.org/10.1109/43.980258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.980258","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100341577","display_name":"Xun Liu","orcid":"https://orcid.org/0000-0002-8070-1223","observed_orcids":["https://orcid.org/0000-0002-8070-1223"]},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xun Liu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Dept., of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Dept., of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113772974","display_name":"Marios C. Papaefthymiou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.C. Papaefthymiou","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Electrical Engineering and Computer Science - Computer Science and Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science - Computer Science and Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160","observed_orcids":["https://orcid.org/0000-0002-5549-7160"]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.0633,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.87036394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"21","issue":"2","first_page":"184","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9154999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9154999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.07180000096559525,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.002300000051036477,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"retiming","score":0.8820000290870667},{"id":"https://openalex.org/keywords/clock-scheduling","display_name":"clock scheduling","score":0.9990000128746033},{"id":"https://openalex.org/keywords/synchronous-circuits","display_name":"synchronous circuits","score":0.8560000061988831},{"id":"https://openalex.org/keywords/clock-period-minimization","display_name":"clock period minimization","score":0.9990000128746033},{"id":"https://openalex.org/keywords/mixed-integer-linear-programming","display_name":"mixed-integer linear programming","score":0.9760000109672546},{"id":"https://openalex.org/keywords/heuristics","display_name":"heuristics","score":0.800000011920929},{"id":"https://openalex.org/keywords/digital-circuit-optimization","display_name":"digital circuit optimization","score":0.7910000085830688},{"id":"https://openalex.org/keywords/high-speed-design","display_name":"high-speed design","score":0.7919999957084656}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9585666656494141},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7024825811386108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6387203931808472},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5818570256233215},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5648972392082214},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5553057193756104},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5473629236221313},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5225976705551147},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4998915195465088},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49982261657714844},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4459953308105469},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4409593939781189},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4166976809501648},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3770076632499695},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34318798780441284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24608081579208374},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1760912835597992},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.160260409116745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1576959192752838},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08849287033081055},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07017326354980469},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/43.980258","doi":"https://doi.org/10.1109/43.980258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/43.980258","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.3174","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.3174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.rochester.edu:8080/~friedman/papers/TCAD_02_csretiming.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.83.1976","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.1976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/acal/pubs/0458425001014328472.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W1511469799","https://openalex.org/W1608654372","https://openalex.org/W1880690296","https://openalex.org/W1929354501","https://openalex.org/W2002848805","https://openalex.org/W2011778848","https://openalex.org/W2018540799","https://openalex.org/W2023185533","https://openalex.org/W2066408410","https://openalex.org/W2087656024","https://openalex.org/W2093660707","https://openalex.org/W2100525812","https://openalex.org/W2108747238","https://openalex.org/W2120060202","https://openalex.org/W2120390801","https://openalex.org/W2133467274","https://openalex.org/W2144384460","https://openalex.org/W2151415342","https://openalex.org/W2170018982","https://openalex.org/W2752885492","https://openalex.org/W4238478983","https://openalex.org/W4245023281","https://openalex.org/W4247954725","https://openalex.org/W4248668797","https://openalex.org/W4253577795"],"related_works":["https://openalex.org/W4243135447","https://openalex.org/W4238470610","https://openalex.org/W7097444041","https://openalex.org/W1608654372","https://openalex.org/W2108747238","https://openalex.org/W2166935368","https://openalex.org/W2134549436","https://openalex.org/W2165108765","https://openalex.org/W2134337661","https://openalex.org/W2169017341"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,61,95,98,104,111,114,130],"application":[4,63,116],"of":[5,64,97,110,117,143,149],"simultaneous":[6,165],"retiming":[7,65,86,118,166],"and":[8,17,29,42,53,66,119,167],"clock":[9,26,67,72,88,120,137,151,160,168],"scheduling":[10,68,121,169],"for":[11,47,158],"optimizing":[12],"synchronous":[13],"circuits":[14,58,83,93],"under":[15],"setup":[16],"hold":[18],"constraints.":[19],"Two":[20],"optimization":[21],"problems":[22],"are":[23,45,56],"explored:":[24],"(1)":[25],"period":[27],"minimization":[28],"(2)":[30],"tolerance":[31,77,135],"maximization":[32],"to":[33,78,136],"clock-signal":[34,79],"delay":[35,80,138],"variations.":[36],"Exact":[37],"mixed-integer":[38],"linear":[39],"programming":[40],"formulations":[41],"efficient":[43],"heuristics":[44],"given":[46],"both":[48,51],"problems.":[49],"When":[50],"long":[52],"short":[54],"paths":[55],"considered,":[57],"optimized":[59,84],"by":[60,85,108,125,140],"combined":[62,99],"can":[69,170],"achieve":[70],"shorter":[71,159],"periods":[73],"or":[74,87],"demonstrate":[75,94],"greater":[76],"variations":[81,139],"than":[82,127],"scheduling.":[89],"Experiments":[90],"with":[91,103],"benchmark":[92],"effectiveness":[96],"optimization.":[100],"In":[101],"comparison":[102],"best":[105],"result":[106],"obtained":[107],"either":[109],"two":[112],"optimizations,":[113],"joint":[115],"increased":[122,134],"operating":[123],"speeds":[124],"more":[126],"8%":[128],"on":[129],"average.":[131],"It":[132],"also":[133],"an":[141,172],"average":[142],"12%":[144],"over":[145],"a":[146],"broad":[147],"range":[148],"target":[150],"frequencies.":[152],"Larger":[153],"relative":[154],"improvements":[155],"were":[156],"achieved":[157],"periods,":[161],"thus":[162],"suggesting":[163],"that":[164],"play":[171],"important":[173],"role":[174],"in":[175],"high-speed":[176],"design.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}