{"id":"https://openalex.org/W2123732432","doi":"https://doi.org/10.1109/hldvt.2005.1568843","title":"A proof of correctness for the construction of property monitors","display_name":"A proof of correctness for the construction of property monitors","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2123732432","doi":"https://doi.org/10.1109/hldvt.2005.1568843","mag":"2123732432"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2005.1568843","doi":"https://doi.org/10.1109/hldvt.2005.1568843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568843","pdf_url":null,"source":{"id":"https://openalex.org/S4210185766","display_name":"Proceedings","issn_l":"1552-6674","issn":["1552-6674","2471-7827"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067330751","display_name":"Katell Morin-Allory","orcid":"https://orcid.org/0000-0002-9574-7750","observed_orcids":["https://orcid.org/0000-0002-9574-7750"]},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"K. Morin-Allory","raw_affiliation_strings":["Tima Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tima Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371658","display_name":"D. Borrione","orcid":"https://orcid.org/0000-0002-4856-453X","observed_orcids":["https://orcid.org/0000-0002-4856-453X"]},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Borrione","raw_affiliation_strings":["Tima Laboratory, Grenoble, France","ENSIMAG - \u00c9cole nationale sup\u00e9rieure d'informatique et de math\u00e9matiques appliqu\u00e9es (681, rue de la passerelle - Domaine universitaire - BP 72 - 38402 Saint Martin d'H\u00e8res - France)","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tima Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"ENSIMAG - \u00c9cole nationale sup\u00e9rieure d'informatique et de math\u00e9matiques appliqu\u00e9es (681, rue de la passerelle - Domaine universitaire - BP 72 - 38402 Saint Martin d'H\u00e8res - France)","institution_ids":["https://openalex.org/I106785703"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2704,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.87878788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9717000126838684,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9717000126838684,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.025800000876188278,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/psl","display_name":"PSL","score":0.5709999799728394},{"id":"https://openalex.org/keywords/temporal-logic","display_name":"temporal logic","score":0.5350000262260437},{"id":"https://openalex.org/keywords/correctness-proofs","display_name":"correctness proofs","score":0.5339999794960022},{"id":"https://openalex.org/keywords/temporal-operators","display_name":"temporal operators","score":0.5260000228881836},{"id":"https://openalex.org/keywords/hardware-verification","display_name":"hardware verification","score":0.3059999942779541}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.899338960647583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.767842710018158},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.7271255254745483},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6589468717575073},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.6259946823120117},{"id":"https://openalex.org/C2776050585","wikidata":"https://www.wikidata.org/wiki/Q7439360","display_name":"Scrutiny","level":2,"score":0.4468895196914673},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4382038116455078},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.434344619512558},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hldvt.2005.1568843","doi":"https://doi.org/10.1109/hldvt.2005.1568843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568843","pdf_url":null,"source":{"id":"https://openalex.org/S4210185766","display_name":"Proceedings","issn_l":"1552-6674","issn":["1552-6674","2471-7827"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00079004v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-00079004","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"High-Level Design Validation and Test Workshop, 2005. Tenth IEEE International, 2005, Nappa Valley, United States. pp.237- 244, ⟨10.1109/HLDVT.2005.1568843⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W16108309","https://openalex.org/W1526312845","https://openalex.org/W1545186619","https://openalex.org/W1551896235","https://openalex.org/W1797377815","https://openalex.org/W2155155782","https://openalex.org/W2537996815"],"related_works":["https://openalex.org/W1582162969","https://openalex.org/W2533818254","https://openalex.org/W2143917397","https://openalex.org/W105423953","https://openalex.org/W4300575675","https://openalex.org/W30800046","https://openalex.org/W2989882450","https://openalex.org/W2105167627","https://openalex.org/W7100269252","https://openalex.org/W2158381251"],"abstract_inverted_index":{"We":[0],"prove":[1],"the":[2,13,34,53,78,91],"correctness":[3],"of":[4,15,23,36,48,94],"an":[5],"original":[6],"method":[7,42],"for":[8,52],"generating":[9],"components":[10,51],"that":[11,72],"capture":[12],"occurrence":[14],"events,":[16],"and":[17,20],"monitor":[18],"logical":[19],"temporal":[21,55],"properties":[22,28],"hardware/software":[24],"embedded":[25],"systems.":[26],"The":[27,41,83],"are":[29,60],"written":[30],"in":[31,38,67,86],"PSL,":[32],"under":[33,81],"form":[35],"assertions":[37],"declarative":[39],"form.":[40],"is":[43],"based":[44],"on":[45],"a":[46,68],"library":[47],"primitive":[49],"digital":[50,70,79],"PSL":[54],"operators.":[56,98],"These":[57],"building":[58],"blocks":[59],"interconnected":[61],"to":[62,77,90],"construct":[63],"complex":[64],"properties,":[65],"resulting":[66],"synthesizable":[69],"module":[71],"can":[73],"be":[74],"properly":[75],"linked":[76],"system":[80],"scrutiny.":[82],"proof":[84],"reported":[85],"this":[87],"paper":[88],"applies":[89],"weak":[92],"version":[93],"all":[95],"\"foundation":[96],"language\"":[97]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}