{"id":"https://openalex.org/W2123190870","doi":"https://doi.org/10.1109/iccd.1995.528826","title":"Caching processor general registers","display_name":"Caching processor general registers","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2123190870","doi":"https://doi.org/10.1109/iccd.1995.528826","mag":"2123190870"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.1995.528826","doi":"https://doi.org/10.1109/iccd.1995.528826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1995.528826","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113615098","display_name":"R. Yung","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Yung","raw_affiliation_strings":["Sun MicroSystems Laboratories, Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun MicroSystems Laboratories, Inc., Mountain View, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057602756","display_name":"N.C. Wilhelm","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N.C. Wilhelm","raw_affiliation_strings":["Sun MicroSystems Laboratories, Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun MicroSystems Laboratories, Inc., Mountain View, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.6118,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.93732987,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.019300000742077827,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"register file","score":0.6240000128746033},{"id":"https://openalex.org/keywords/bypassing","display_name":"bypassing","score":0.6940000057220459},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"VLIW","score":0.8190000057220459},{"id":"https://openalex.org/keywords/performance-modeling","display_name":"performance modeling","score":0.7400000095367432}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8734731674194336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8693080544471741},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.8359423279762268},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7155489921569824},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6300989389419556},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6037102937698364},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5708213448524475},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5477792024612427},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5454259514808655},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4913443624973297},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4425899088382721},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3736133277416229},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.28993016481399536},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26010745763778687},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1337185800075531},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10845810174942017},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.09238794445991516},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.1995.528826","doi":"https://doi.org/10.1109/iccd.1995.528826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.1995.528826","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1666015432","https://openalex.org/W2100399943","https://openalex.org/W2109400628","https://openalex.org/W2123170006","https://openalex.org/W2163935347","https://openalex.org/W2576288252"],"related_works":["https://openalex.org/W4236870567","https://openalex.org/W2103078980","https://openalex.org/W2543945469","https://openalex.org/W2003240858","https://openalex.org/W2264044884","https://openalex.org/W2089363288","https://openalex.org/W7095431845","https://openalex.org/W863265868","https://openalex.org/W1810083320","https://openalex.org/W2148060071"],"abstract_inverted_index":{"VLIW,":[0],"multi-context,":[1],"or":[2,9],"windowed-register":[3,113],"architectures":[4],"may":[5],"require":[6],"one":[7],"hundred":[8],"more":[10],"processor":[11,28],"registers.":[12],"It":[13],"can":[14,73,109],"be":[15,74,110],"difficult":[16],"to":[17,34,76],"design":[18],"a":[19,48,60,78,99],"register":[20,42,62,66,90,93],"file":[21],"with":[22,56],"so":[23],"many":[24],"registers":[25],"that":[26,44,107],"meets":[27],"cycle":[29,81],"time":[30],"requirements.":[31],"We":[32,83,97],"propose":[33],"resolve":[35],"this":[36,85],"problem":[37],"by":[38,59,105],"taking":[39],"advantage":[40],"of":[41,87],"values":[43,55,57],"are":[45],"bypassed":[46,54],"within":[47],"processor's":[49],"pipeline,":[50],"and":[51,89,95,103],"supplementing":[52],"the":[53,65,92],"supplied":[58],"small":[61,70],"cache.":[63,96],"If":[64],"cache":[67],"is":[68],"sufficiently":[69],"then":[71],"it":[72,108],"designed":[75],"meet":[77],"fast":[79],"target":[80],"time.":[82],"call":[84],"combination":[86],"bypassing":[88],"caching":[91],"scoreboard":[94],"develop":[98],"simple":[100],"performance":[101],"model":[102],"show":[104],"simulations":[106],"effective":[111],"for":[112],"architectures.":[114]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}