{"id":"https://openalex.org/W2121635307","doi":"https://doi.org/10.1109/mtv.2007.9","title":"Model Checking Bluespec Specified Hardware Designs","display_name":"Model Checking Bluespec Specified Hardware Designs","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2121635307","doi":"https://doi.org/10.1109/mtv.2007.9","mag":"2121635307"},"language":"en","primary_location":{"id":"doi:10.1109/mtv.2007.9","doi":"https://doi.org/10.1109/mtv.2007.9","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtv.2007.9","pdf_url":null,"source":{"id":"https://openalex.org/S4210175880","display_name":"International Workshop on Microprocessor Test and Verification (MTV)","issn_l":"1550-4093","issn":["1550-4093","2332-5674"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Eighth International Workshop on Microprocessor Test and Verification","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066646559","display_name":"Gaurav Kumar Singh","orcid":"https://orcid.org/0000-0002-8418-0154","observed_orcids":["https://orcid.org/0000-0002-8418-0154","https://orcid.org/0000-0002-7642-2133"]},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Singh","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic and State University, Blacksburg, VA, USA","FERMAT Lab., Virginia Polytech. & State Univ., Blacksburg, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab., Virginia Polytech. & State Univ., Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426","observed_orcids":["https://orcid.org/0000-0001-5525-7426"]},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Shukla","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic and State University, Blacksburg, VA, USA","FERMAT Lab., Virginia Polytech. & State Univ., Blacksburg, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab., Virginia Polytech. & State Univ., Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.4704,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57065824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9218999743461609,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9218999743461609,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0746999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/model-checking","display_name":"model checking","score":0.9120000004768372},{"id":"https://openalex.org/keywords/hardware-verification","display_name":"hardware verification","score":0.7269999980926514},{"id":"https://openalex.org/keywords/spin-model-checker","display_name":"SPIN model checker","score":0.8989999890327454},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"register transfer level","score":0.7329999804496765},{"id":"https://openalex.org/keywords/state-space-reduction","display_name":"state space reduction","score":0.7039999961853027},{"id":"https://openalex.org/keywords/behavioral-characteristics","display_name":"behavioral characteristics","score":0.4869999885559082}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8251615762710571},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.7192434668540955},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7085185050964355},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6908524632453918},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.662020206451416},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5930942893028259},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5635829567909241},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.561122715473175},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5570072531700134},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5563409328460693},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5362339019775391},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.450672447681427},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4439966082572937},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4345831573009491},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4109345078468323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3943025469779968},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2518487572669983},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24680361151695251},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17076078057289124},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15111133456230164},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1496836543083191},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.08406990766525269},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.07245159149169922},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mtv.2007.9","doi":"https://doi.org/10.1109/mtv.2007.9","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mtv.2007.9","pdf_url":null,"source":{"id":"https://openalex.org/S4210175880","display_name":"International Workshop on Microprocessor Test and Verification (MTV)","issn_l":"1550-4093","issn":["1550-4093","2332-5674"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Eighth International Workshop on Microprocessor Test and Verification","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W578180010","https://openalex.org/W1539432158","https://openalex.org/W1683919907","https://openalex.org/W1933035759","https://openalex.org/W2098446307","https://openalex.org/W2145843790"],"related_works":["https://openalex.org/W7096507407","https://openalex.org/W1538110691","https://openalex.org/W7099995065","https://openalex.org/W7049090868","https://openalex.org/W2168113051","https://openalex.org/W2060728375","https://openalex.org/W2036952936","https://openalex.org/W4256595922","https://openalex.org/W2087814790","https://openalex.org/W2100052271"],"abstract_inverted_index":{"Using":[0],"RTL":[1,68],"(Register":[2],"Transfer":[3],"Level)":[4],"models":[5,91,104,115,139],"for":[6,87,109,124],"the":[7,15,57,107],"verification":[8,32,88],"of":[9,18,33,39,59,77,89,101,137],"complex":[10],"hardware":[11,34,49],"designs":[12,19,35],"involves":[13],"reducing":[14],"state":[16],"space":[17],"using":[20,92,110,131],"various":[21,118],"abstraction":[22,40,111],"techniques.":[23],"In":[24],"this":[25],"paper,":[26],"we":[27],"propose":[28,84],"faster":[29,148],"and":[30],"earlier":[31],"at":[36,144],"a":[37,45,60,79,85,96,126],"level":[38],"above":[41],"RTL.":[42],"We":[43,83],"consider":[44],"high-level":[46,80,102,145],"(above":[47],"RTL)":[48],"model":[50],"that":[51,121],"uses":[52],"atomic":[53],"rules":[54],"to":[55,67],"describe":[56],"behavior":[58],"design,":[61],"which":[62,94],"can":[63,140],"then":[64],"be":[65,141],"synthesized":[66],"code.":[69],"Bluespec":[70],"System":[71],"Verilog":[72],"(BSV)":[73],"is":[74,95],"an":[75],"example":[76],"such":[78,114],"specification":[81],"language.":[82],"methodology":[86,134],"BSV":[90,103,138],"Spin,":[93],"Model":[97],"Checking":[98],"tool.":[99],"Verification":[100],"may":[105],"avoid":[106],"need":[108],"techniques":[112],"since":[113],"already":[116],"ignore":[117],"low-level":[119],"details":[120],"are":[122],"irrelevant":[123],"verifying":[125],"design's":[127],"behavioral":[128],"properties.":[129],"Moreover,":[130],"our":[132],"proposed":[133],"different":[135],"behaviors":[136],"efficiently":[142],"verified":[143],"aiding":[146],"in":[147],"verification.":[149]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-06-24T00:00:00"}