{"id":"https://openalex.org/W2120090463","doi":"https://doi.org/10.1109/iscas.1996.541959","title":"Low-power design methodology for DSP systems using multirate approach","display_name":"Low-power design methodology for DSP systems using multirate approach","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2120090463","doi":"https://doi.org/10.1109/iscas.1996.541959","mag":"2120090463"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.1996.541959","doi":"https://doi.org/10.1109/iscas.1996.541959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1996.541959","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1996 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Andy Wu","orcid":"https://orcid.org/0000-0003-4731-8633","observed_orcids":["https://orcid.org/0000-0003-4731-8633"]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"An-Yeu Wu","raw_affiliation_strings":["AT&T Bell Labs., Murray Hill, NJ, USA","AT&T Bell Laboratories,, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Labs., Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"AT&T Bell Laboratories,, Murray Hill, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032395820","display_name":"K. J. Ray Liu","orcid":"https://orcid.org/0000-0001-5469-5811","observed_orcids":["https://orcid.org/0000-0001-5469-5811","https://orcid.org/0009-0000-8558-4807"]},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.J. Ray Liu","raw_affiliation_strings":["Electrical Engineering Department, University of Maryland College Park, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Maryland College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115959271","display_name":"Zhongying Zhang","orcid":"https://orcid.org/0009-0007-9148-0212","observed_orcids":["https://orcid.org/0009-0007-9148-0212","https://orcid.org/0000-0001-8345-6772"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhongying Zhang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102116980","display_name":"Kazuo Nakajima","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kazuo Nakajima","raw_affiliation_strings":["Electrical Engineering Department, University of Maryland College Park, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Maryland College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015045839","display_name":"Arun Prakash Raghupathy","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arun Raghupathy","raw_affiliation_strings":["Electrical Engineering Department, University of Maryland College Park, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Maryland College Park, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.1592,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.9766537,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"292","last_page":"295 vol.4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.6269999742507935,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.6269999742507935,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.31450000405311584,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.044599998742341995,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.9850000143051147},{"id":"https://openalex.org/keywords/multirate-systems","display_name":"multirate systems","score":0.7540000081062317},{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.7440000176429749},{"id":"https://openalex.org/keywords/fir-filters","display_name":"FIR filters","score":0.8149999976158142},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.7160000205039978},{"id":"https://openalex.org/keywords/downsampling","display_name":"downsampling","score":0.8740000128746033},{"id":"https://openalex.org/keywords/pipelined-architecture","display_name":"pipelined architecture","score":0.949999988079071},{"id":"https://openalex.org/keywords/energy-consumption-reduction","display_name":"energy consumption reduction","score":0.5979999899864197},{"id":"https://openalex.org/keywords/throughput-rate","display_name":"throughput rate","score":0.621999979019165}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7864999771118164},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6855565309524536},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6676366925239563},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5588099956512451},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4868444800376892},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4574536383152008},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4555330276489258},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4543236792087555},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.43927937746047974},{"id":"https://openalex.org/C110384440","wikidata":"https://www.wikidata.org/wiki/Q1143270","display_name":"Upsampling","level":3,"score":0.4337373971939087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4191136360168457},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3972545266151428},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32083773612976074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30743861198425293},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15521138906478882},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1405346691608429},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07276013493537903},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.1996.541959","doi":"https://doi.org/10.1109/iscas.1996.541959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1996.541959","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1996 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W1506236507","https://openalex.org/W1633471522","https://openalex.org/W2120816439","https://openalex.org/W2127706775","https://openalex.org/W2141355147","https://openalex.org/W2144150106","https://openalex.org/W2153639720"],"related_works":["https://openalex.org/W2150782069","https://openalex.org/W1576304367","https://openalex.org/W7007774788","https://openalex.org/W2069599455","https://openalex.org/W2146925715","https://openalex.org/W2136752091","https://openalex.org/W2010203597","https://openalex.org/W2152382887","https://openalex.org/W2141355147","https://openalex.org/W2157324589"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,29,66],"low-power":[3,51,71,80],"design":[4,61,70,82,102,109],"methodology":[5,62],"based":[6],"on":[7],"the":[8,15,19,33,39,50,54,57,75,87,99,104,107,121,130,135],"multirate":[9,21,81,108,122],"approach":[10],"for":[11],"DSP":[12,58,72],"systems.":[13,59],"Since":[14],"data":[16,35,137],"rate":[17,36,112],"in":[18],"resulting":[20],"implementation":[22,88],"is":[23,28,84,98,106],"M-times":[24],"slower":[25],"(where":[26],"M":[27],"positive":[30],"integer)":[31],"than":[32],"original":[34],"while":[37],"maintaining":[38],"same":[40,136],"throughput":[41,138],"rate,":[42],"we":[43],"can":[44],"apply":[45],"this":[46],"feature":[47],"to":[48,69,114],"either":[49],"implementation,":[52],"or":[53],"speed-up":[55],"of":[56,89,129],"This":[60],"provides":[63],"VLSI":[64,92],"designers":[65],"systematic":[67],"way":[68],"systems":[73],"at":[74],"algorithmic/architectural":[76],"level.":[77],"The":[78,116],"proposed":[79],"scheme":[83],"verified":[85],"by":[86],"two":[90],"FIR":[91,123,132],"chips":[93],"with":[94,110],"different":[95],"architectures:":[96],"One":[97],"normal":[100,131],"pipelined":[101],"and":[103],"other":[105],"downsampling":[111],"equal":[113],"two.":[115],"experimental":[117],"results":[118],"show":[119],"that":[120],"chip":[124,133],"consumes":[125],"only":[126],"21%":[127],"power":[128],"given":[134],"rate.":[139]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-05T12:25:35.769452","created_date":"2016-06-24T00:00:00"}