{"id":"https://openalex.org/W2118949348","doi":"https://doi.org/10.1109/tcsii.2014.2324418","title":"Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter","display_name":"Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter","publication_year":2014,"publication_date":"2014-05-14","ids":{"openalex":"https://openalex.org/W2118949348","doi":"https://doi.org/10.1109/tcsii.2014.2324418","mag":"2118949348"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2014.2324418","doi":"https://doi.org/10.1109/tcsii.2014.2324418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2324418","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-2","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100447412","display_name":"Sang Yoon Park","orcid":"https://orcid.org/0000-0002-7168-6455","observed_orcids":["https://orcid.org/0000-0002-7168-6455"]},"institutions":[{"id":"https://openalex.org/I3005327000","display_name":"Institute for Infocomm Research","ror":"https://ror.org/053rfa017","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I3005327000","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Sang Yoon Park","raw_affiliation_strings":["Institute for Infocomm Research, Singapore","Inst. for Infocomm Res., Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Infocomm Research, Singapore","institution_ids":["https://openalex.org/I3005327000"]},{"raw_affiliation_string":"Inst. for Infocomm Res., Singapore","institution_ids":["https://openalex.org/I3005327000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025809855","display_name":"Pramod Kumar Meher","orcid":"https://orcid.org/0000-0003-0992-1159","observed_orcids":["https://orcid.org/0000-0003-0992-1159"]},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Pramod Kumar Meher","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore","School of Computer Engineering, Nanyang Technological University,,Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University,,Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":18.9076,"has_fulltext":false,"cited_by_count":166,"citation_normalized_percentile":{"value":0.99433097,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"61","issue":"7","first_page":"511","last_page":"515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.00139999995008111,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/distributed-arithmetic","display_name":"distributed arithmetic","score":0.8090000152587891},{"id":"https://openalex.org/keywords/reconfigurable-fir-filter","display_name":"reconfigurable FIR filter","score":0.8989999890327454},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6690000295639038},{"id":"https://openalex.org/keywords/asic-implementation","display_name":"ASIC implementation","score":0.9950000047683716},{"id":"https://openalex.org/keywords/distributed-ram","display_name":"distributed RAM","score":0.8320000171661377},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"carry save adder","score":0.7829999923706055},{"id":"https://openalex.org/keywords/area-delay-product","display_name":"area-delay product","score":0.8529999852180481},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.7670000195503235}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.812890350818634},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.799307107925415},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7892246246337891},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7666062116622925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7203642129898071},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6628367304801941},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5044864416122437},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4878730773925781},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.45031100511550903},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4412704408168793},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.43203437328338623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37412187457084656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3240968883037567},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18194028735160828},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.059442758560180664},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2014.2324418","doi":"https://doi.org/10.1109/tcsii.2014.2324418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2324418","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-2","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1979799481","https://openalex.org/W2008243812","https://openalex.org/W2029421296","https://openalex.org/W2043018651","https://openalex.org/W2095603848","https://openalex.org/W2100575086","https://openalex.org/W2103244632","https://openalex.org/W2110025685","https://openalex.org/W2115102763","https://openalex.org/W2133280289","https://openalex.org/W2138487966","https://openalex.org/W2145979813"],"related_works":["https://openalex.org/W3082309838","https://openalex.org/W1576787868","https://openalex.org/W2022633778","https://openalex.org/W2746028461","https://openalex.org/W2308444316","https://openalex.org/W2144044430","https://openalex.org/W2799699812","https://openalex.org/W4383744680","https://openalex.org/W2787169372","https://openalex.org/W1971632278"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"efficient":[3],"distributed":[4],"arithmetic":[5],"(DA)-based":[6],"approaches":[7],"for":[8,24,51,79,93,131,141],"high-throughput":[9],"reconfigurable":[10,25,150],"implementation":[11,27,147],"of":[12,28,66,75,82,96,148,170],"finite-impulse":[13],"response":[14],"(FIR)":[15],"filters":[16],"whose":[17],"filter":[18],"coefficients":[19],"change":[20],"during":[21],"runtime.":[22],"Conventionally,":[23],"DA-based":[26,120],"FIR":[29,151],"filter,":[30,152],"the":[31,43,62,72,90,119,124,132,142,149,168,173,177,184],"lookup":[32],"tables":[33],"(LUTs)":[34],"are":[35,87],"required":[36],"to":[37,48,60,70,156],"be":[38,49],"implemented":[39,182],"in":[40,183],"RAM":[41],"and":[42,105,110,112,123,162,165,176],"RAM-based":[44],"LUT":[45],"is":[46,58,138],"found":[47],"costly":[50],"ASIC":[52,133],"implementation.":[53,134],"Therefore,":[54],"a":[55],"shared-LUT":[56],"design":[57,101,137],"proposed":[59,100,140],"realize":[61],"DA":[63,80,91],"computation.":[64],"Instead":[65],"using":[67],"separate":[68],"registers":[69,86],"store":[71],"possible":[73],"results":[74],"partial":[76],"inner":[77],"products":[78],"processing":[81],"different":[83,97],"bit":[84,94],"positions,":[85],"shared":[88],"by":[89],"units":[92],"slices":[95,171],"weightage.":[98],"The":[99],"has":[102],"nearly":[103],"68%":[104],"58%":[106],"less":[107,114,167],"area-delay":[108],"product":[109],"78%":[111],"59%":[113],"energy":[115],"per":[116],"sample":[117],"than":[118,172],"systolic":[121,174],"structure":[122,175],"carry":[125],"save":[126],"adder":[127],"(CSA)-based":[128],"structure,":[129,179],"respectively,":[130,180],"A":[135],"distributed-RAM-based":[136],"also":[139],"field-programmable":[143],"gate":[144],"array":[145],"(FPGA)":[146],"which":[153],"supports":[154],"up":[155],"91":[157],"MHz":[158],"input":[159],"sampling":[160],"frequency":[161],"offers":[163],"54%":[164],"29%":[166],"number":[169],"CSA-based":[178],"when":[181],"Xilinx":[185],"Virtex-5":[186],"FPGA":[187],"device":[188],"(XC5VSX95T-1FF1136).":[189]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":18},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":18},{"year":2019,"cited_by_count":17},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":22},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":10}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}