{"id":"https://openalex.org/W2115659223","doi":"https://doi.org/10.1109/92.661257","title":"A dynamically reconfigurable interconnect for array processors","display_name":"A dynamically reconfigurable interconnect for array processors","publication_year":1998,"publication_date":"1998-03-01","ids":{"openalex":"https://openalex.org/W2115659223","doi":"https://doi.org/10.1109/92.661257","mag":"2115659223"},"language":"en","primary_location":{"id":"doi:10.1109/92.661257","doi":"https://doi.org/10.1109/92.661257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.661257","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068885069","display_name":"Lizy K. John","orcid":"https://orcid.org/0000-0002-8747-5214","observed_orcids":["https://orcid.org/0000-0002-8747-5214"]},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.K. John","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010151984","display_name":"Eugene B John","orcid":"https://orcid.org/0000-0001-9494-4894","observed_orcids":["https://orcid.org/0000-0001-9494-4894"]},"institutions":[{"id":"https://openalex.org/I16452829","display_name":"The University of Texas System","ror":"https://ror.org/01gek1696","country_code":"US","type":"education","lineage":["https://openalex.org/I16452829"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. John","raw_affiliation_strings":["Electrical Engineering program, University of Texas Pan American, Edinburgh, TX, UK","Electrical Engineering program at the University of Texas Pan American, Edinburgh, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering program, University of Texas Pan American, Edinburgh, TX, UK","institution_ids":["https://openalex.org/I16452829"]},{"raw_affiliation_string":"Electrical Engineering program at the University of Texas Pan American, Edinburgh, TX#TAB#","institution_ids":["https://openalex.org/I16452829"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6439,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8059575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":"1","first_page":"150","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-interconnects","display_name":"reconfigurable interconnects","score":0.9850000143051147},{"id":"https://openalex.org/keywords/processor-arrays","display_name":"processor arrays","score":0.8479999899864197},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.5899999737739563},{"id":"https://openalex.org/keywords/fault-isolation","display_name":"fault isolation","score":0.8069999814033508},{"id":"https://openalex.org/keywords/mesh-topology","display_name":"mesh topology","score":0.6340000033378601},{"id":"https://openalex.org/keywords/ring-topology","display_name":"ring topology","score":0.9190000295639038},{"id":"https://openalex.org/keywords/array-topology","display_name":"array topology","score":0.6919999718666077},{"id":"https://openalex.org/keywords/graceful-degradation","display_name":"graceful degradation","score":0.8629999756813049},{"id":"https://openalex.org/keywords/rerouting","display_name":"rerouting","score":0.9020000100135803}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9178565740585327},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7373990416526794},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7284706830978394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6665090918540955},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6408013701438904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5102758407592773},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.49999523162841797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45976442098617554},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39002877473831177},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.20015934109687805},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1836559772491455},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1028585433959961}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/92.661257","doi":"https://doi.org/10.1109/92.661257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.661257","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W29647785","https://openalex.org/W1481246531","https://openalex.org/W1550917065","https://openalex.org/W1597088765","https://openalex.org/W1971368502","https://openalex.org/W1974106274","https://openalex.org/W1985032944","https://openalex.org/W1985874764","https://openalex.org/W2038385869","https://openalex.org/W2040066907","https://openalex.org/W2073413770","https://openalex.org/W2111817875","https://openalex.org/W2121384722","https://openalex.org/W2131097136","https://openalex.org/W2146393011","https://openalex.org/W2154924725","https://openalex.org/W2165021839","https://openalex.org/W2172119162","https://openalex.org/W2253935813","https://openalex.org/W4233144230"],"related_works":["https://openalex.org/W2115263940","https://openalex.org/W2160251872","https://openalex.org/W3214057514","https://openalex.org/W2146701410","https://openalex.org/W1613908255","https://openalex.org/W2108638579","https://openalex.org/W2130123114","https://openalex.org/W1518831551","https://openalex.org/W1480657066","https://openalex.org/W1522841521"],"abstract_inverted_index":{"Reconfigurability":[0],"of":[1,33,88,127,139,146],"processor":[2,24],"arrays":[3],"is":[4,26,44,125,137,160],"important":[5],"due":[6],"to":[7,11,18,35,41,60,63,80,90],"two":[8],"reasons":[9],"(1)":[10],"efficiently":[12],"execute":[13],"different":[14,38,81,86],"algorithms":[15],"and":[16,76,149],"(2)":[17],"isolate":[19,42],"faulty":[20,132],"processors.":[21],"An":[22],"array":[23],"that":[25,56,162],"reconfigurable":[27,104,163,169],"by":[28,83,130,142],"the":[29,61,91,98,147,150],"user":[30],"any":[31],"number":[32],"times":[34],"yield":[36],"a":[37,52,58,67,85,167],"topology":[39],"or":[40,54,109,119,170],"faults":[43],"envisaged":[45],"in":[46,97,166],"this":[47],"paper.":[48],"The":[49,70,113,122,134,144],"system":[50],"has":[51],"host":[53],"controller":[55],"broadcasts":[57],"command":[59],"interconnect":[62,71,148,164],"configure":[64],"itself":[65],"into":[66,105],"particular":[68],"fashion.":[69],"uses":[72],"static-RAM":[73],"programming":[74],"technology":[75],"can":[77],"be":[78],"programmed":[79],"configurations":[82,156],"sending":[84],"set":[87],"bits":[89],"configuration":[92,151],"random":[93],"access":[94],"memory":[95],"(RAM)":[96],"interconnect.":[99],"We":[100],"present":[101],"three":[102],"designs":[103],"array,":[106],"ring,":[107],"mesh,":[108],"Illiac":[110],"mesh":[111],"topologies.":[112],"first":[114],"design":[115,124,136],"provides":[116],"no":[117],"redundancy":[118],"fault":[120],"tolerance.":[121],"second":[123],"capable":[126,138],"graceful":[128,140],"degradation":[129,141],"bypassing":[131],"elements.":[133],"third":[135],"rerouting.":[143],"details":[145],"RAM":[152],"contents":[153],"for":[154],"typical":[155],"are":[157],"illustrated.":[158],"It":[159],"seen":[161],"results":[165],"highly":[168],"polymorphic":[171],"computer.":[172]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}