{"id":"https://openalex.org/W2113897348","doi":"https://doi.org/10.1109/tcsi.2008.2008481","title":"Design and Demonstration of a Fully Integrated Multi-Technology FPGA: A Reconfigurable Architecture for Photonic and Other Multi-Technology Applications","display_name":"Design and Demonstration of a Fully Integrated Multi-Technology FPGA: A Reconfigurable Architecture for Photonic and Other Multi-Technology Applications","publication_year":2008,"publication_date":"2008-11-06","ids":{"openalex":"https://openalex.org/W2113897348","doi":"https://doi.org/10.1109/tcsi.2008.2008481","mag":"2113897348"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2008.2008481","doi":"https://doi.org/10.1109/tcsi.2008.2008481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.2008481","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025053754","display_name":"Prosenjit Mal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Mal","raw_affiliation_strings":["Microprocessor Research and Development, Intel Corporation, Hillsboro, OR, USA","Microprocessor Res. & Dev., Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research and Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microprocessor Res. & Dev., Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025512989","display_name":"Prerna D. Patel","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.D. Patel","raw_affiliation_strings":["Micron Technology, Inc., Boise, ID, USA","Micron, Technology (Boise, ID)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micron Technology, Inc., Boise, ID, USA","institution_ids":["https://openalex.org/I11912373"]},{"raw_affiliation_string":"Micron, Technology (Boise, ID)","institution_ids":["https://openalex.org/I11912373"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036344518","display_name":"Fred R. Beyette","orcid":"https://orcid.org/0000-0001-8704-7810","observed_orcids":["https://orcid.org/0000-0001-8704-7810"]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.R. Beyette","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.3815,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.90553191,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"56","issue":"6","first_page":"1182","last_page":"1191"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5845000147819519,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5845000147819519,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.24269999563694,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.016499999910593033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-architecture","display_name":"reconfigurable architecture","score":0.7390000224113464},{"id":"https://openalex.org/keywords/optical-information-processing","display_name":"optical information processing","score":0.8550000190734863},{"id":"https://openalex.org/keywords/optical-communication","display_name":"optical communication","score":0.7239999771118164},{"id":"https://openalex.org/keywords/mems-devices","display_name":"MEMS devices","score":0.7889999747276306},{"id":"https://openalex.org/keywords/analog-devices","display_name":"analog devices","score":0.6330000162124634},{"id":"https://openalex.org/keywords/programmable-devices","display_name":"programmable hardware","score":0.5630000233650208},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"rapid prototyping","score":0.7870000004768372},{"id":"https://openalex.org/keywords/reconfigurable-integrated-circuits","display_name":"reconfigurable integrated circuits","score":0.3959999978542328}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8180161118507385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6457259654998779},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6223118305206299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6208102107048035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5909004807472229},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5724947452545166},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5569957494735718},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5484245419502258},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4772929251194},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.44317159056663513},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44248005747795105},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4283006489276886},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2703927755355835},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27018600702285767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16964396834373474},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.10987696051597595},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.09515950083732605},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2008.2008481","doi":"https://doi.org/10.1109/tcsi.2008.2008481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.2008481","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8970999717712402,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1483256577","https://openalex.org/W1884375916","https://openalex.org/W1968951880","https://openalex.org/W1977828113","https://openalex.org/W1981710152","https://openalex.org/W1993728494","https://openalex.org/W1996052333","https://openalex.org/W2008761231","https://openalex.org/W2025562853","https://openalex.org/W2027350882","https://openalex.org/W2039856946","https://openalex.org/W2045617353","https://openalex.org/W2046743813","https://openalex.org/W2064975652","https://openalex.org/W2072863281","https://openalex.org/W2074305200","https://openalex.org/W2088162494","https://openalex.org/W2098463164","https://openalex.org/W2113974688","https://openalex.org/W2123517056","https://openalex.org/W2127936519","https://openalex.org/W2183895592","https://openalex.org/W2294714468","https://openalex.org/W2601788785","https://openalex.org/W2602006857","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1998757532","https://openalex.org/W2013040176","https://openalex.org/W2606969474","https://openalex.org/W7097737764","https://openalex.org/W1561971021","https://openalex.org/W1968951880","https://openalex.org/W2089930443","https://openalex.org/W1493349243","https://openalex.org/W2064975652","https://openalex.org/W2144557988"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"have":[4,80],"revolutionized":[5],"programmable/reconfigurable":[6],"digital":[7,71],"logic":[8],"technology.":[9],"However,":[10],"one":[11],"limitation":[12],"of":[13,54,145,161,174,204,208],"current":[14],"FPGAs":[15],"is":[16,20,129,152],"that":[17,33],"the":[18,89,114,133,155,159,180,202],"user":[19],"limited":[21,93],"to":[22,75,94,201],"strictly":[23],"electronic":[24],"designs.":[25],"Thus,":[26],"they":[27,110],"are":[28,34,103],"not":[29,35,112],"suitable":[30],"for":[31,88,106],"applications":[32],"purely":[36],"electronic,":[37],"such":[38],"as":[39],"optical":[40],"communications,":[41],"photonic":[42,65,193],"information":[43,66],"processing":[44,67,73],"systems":[45,60,74,95],"and":[46,70,77,132,184,194,198,210],"other":[47,195],"multi-technology":[48,55,149,163,196],"applications.":[49],"While":[50,100],"a":[51,107,162,205],"wide":[52],"variety":[53],"devices":[56],"ranging":[57],"from":[58],"microelectromagnetic":[59],"(MEMS)":[61],"devices,":[62,64,68],"analog":[63],"telecommunication":[69],"data":[72],"biological":[76],"chemical":[78],"sensors":[79],"been":[81,92],"implemented,":[82],"research":[83,157],"in":[84,154],"this":[85,127],"area":[86],"has":[87],"most":[90],"part":[91],"built":[96],"with":[97,117,121,158,166,188],"application-specific":[98,123],"devices.":[99],"these":[101],"designs":[102],"well":[104],"optimized":[105],"specific":[108],"application,":[109],"do":[111],"provide":[113],"flexibility":[115],"associated":[116,187],"reconfigurable/programmable":[118],"hardware.":[119],"As":[120],"any":[122],"integrated":[124,212],"circuit":[125],"(ASIC),":[126],"approach":[128],"very":[130],"costly,":[131],"turnaround":[134],"time":[135],"between":[136],"design":[137],"iterations":[138],"may":[139],"be":[140],"several":[141],"months.":[142],"The":[143,170],"difficulty":[144],"using":[146],"custom":[147],"designed":[148],"VLSI":[150],"components":[151],"overcome":[153],"present":[156],"introduction":[160],"FPGA":[164,190],"(MT-FPGA)":[165],"innovative":[167],"system":[168],"architecture.":[169],"proposed":[171],"new":[172],"class":[173,207],"field":[175],"programmable":[176,209],"device":[177],"will":[178],"extend":[179],"flexibility,":[181],"rapid":[182],"prototyping":[183],"reusability":[185],"benefits":[186],"conventional":[189],"technology":[191],"into":[192],"domain":[197],"give":[199],"rise":[200],"development":[203],"wider":[206],"embedded":[211],"systems.":[213]},"counts_by_year":[{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}