{"id":"https://openalex.org/W2112008043","doi":"https://doi.org/10.1109/isscc.2012.6176995","title":"A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS","display_name":"A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2112008043","doi":"https://doi.org/10.1109/isscc.2012.6176995","mag":"2112008043"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2012.6176995","doi":"https://doi.org/10.1109/isscc.2012.6176995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176995","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087660931","display_name":"Nathaniel J. August","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathaniel August","raw_affiliation_strings":["Intel, Portland, OR, USA","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109317133","display_name":"Hyung\u2010Jin Lee","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyung-Jin Lee","raw_affiliation_strings":["Intel, Portland, OR, USA","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010424816","display_name":"Martin Vandepas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Vandepas","raw_affiliation_strings":["Intel, Portland, OR, USA","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002726527","display_name":"Rachael J. Parker","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachael Parker","raw_affiliation_strings":["Intel, Portland, OR, USA","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":11.3756,"has_fulltext":false,"cited_by_count":60,"citation_normalized_percentile":{"value":0.99396175,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"246","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/all-digital-phase-locked-loop","display_name":"all-digital phase-locked loop","score":0.7459999918937683},{"id":"https://openalex.org/keywords/mobile-system-on-chip","display_name":"mobile system-on-chip","score":0.6079999804496765},{"id":"https://openalex.org/keywords/low-power-clocking","display_name":"low-power clocking","score":0.9509999752044678},{"id":"https://openalex.org/keywords/wide-frequency-range","display_name":"wide frequency range","score":0.925000011920929},{"id":"https://openalex.org/keywords/22-nm-cmos","display_name":"22nm CMOS","score":0.8700000047683716},{"id":"https://openalex.org/keywords/period-jitter","display_name":"period jitter","score":0.796999990940094},{"id":"https://openalex.org/keywords/locking-time","display_name":"lock time","score":0.6140000224113464}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.831220269203186},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7190539240837097},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6537726521492004},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5917978882789612},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5842610001564026},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5704049468040466},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5087733864784241},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.501849889755249},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.47261595726013184},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4275195002555847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4119478464126587},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2752573788166046},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1253243088722229},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09507778286933899},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08249533176422119},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2012.6176995","doi":"https://doi.org/10.1109/isscc.2012.6176995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2012.6176995","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2030871918","https://openalex.org/W2108185796","https://openalex.org/W2108458508","https://openalex.org/W2120500930","https://openalex.org/W2137567719","https://openalex.org/W2151100180","https://openalex.org/W3142120744","https://openalex.org/W4243736872"],"related_works":["https://openalex.org/W2148769415","https://openalex.org/W4402474264","https://openalex.org/W2291959676","https://openalex.org/W2549228479","https://openalex.org/W2098709828","https://openalex.org/W2079229908","https://openalex.org/W60344427","https://openalex.org/W2591700344","https://openalex.org/W2102432039","https://openalex.org/W1541747810"],"abstract_inverted_index":{"Mobile":[0],"SoC":[1],"designs":[2],"demand":[3],"a":[4],"low-power":[5],"clocking":[6,59],"system":[7],"to":[8,22,42,50],"maximize":[9],"battery":[10],"life.":[11],"The":[12],"host":[13,30],"PLL":[14,31],"is":[15],"critical":[16],"since":[17],"it":[18],"must":[19],"remain":[20],"enabled":[21],"support":[23],"always-on,":[24],"always-connected":[25],"operation.":[26],"In":[27],"addition,":[28],"the":[29,51],"should":[32],"offer":[33],"wide":[34],"frequency":[35],"range,":[36],"low":[37],"area,":[38],"flexible":[39],"bandwidth,":[40],"scalability":[41],"future":[43],"manufacturing":[44],"processes,":[45],"negligible":[46],"lock":[47],"time":[48],"compared":[49],"power-state-cycling":[52],"time,":[53],"and":[54],"acceptable":[55],"period":[56],"jitter":[57],"for":[58],"digital":[60],"logic.":[61]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":6}],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2016-06-24T00:00:00"}